| 数据搜索系统,热门电子元器件搜索 |
|
AT80C51RA2-RLSIV 数据表(PDF) 13 Page - ATMEL Corporation |
|
|
|||||||||||||||||||||||||||||
AT80C51RA2-RLSIV 数据表(HTML) 13 Page - ATMEL Corporation |
|
13 / 86 page ![]() 13 4188F–8051–01/08 AT/TS8xC51Rx2 Figure 5-1. Clock Generation Diagram Figure 5-2. Mode Switching Waveforms The X2 bit in the CKCON register (Table 5-2) allows to switch from 12 clock cycles per instruc- tion to 6 clock cycles and vice versa. At reset, the standard speed is activated (STD mode). Setting this bit activates the X2 feature (X2 mode). Note: In order to prevent any incorrect operation while operating in X2 mode, user must be aware that all peripherals using clock frequency as time reference (UART, timers, PCA...) will have their time ref- erence divided by two. For example a free running timer generating an interrupt every 20 ms will then generate an interrupt every 10 ms. UART with 4800 baud rate will have 9600 baud rate. Table 5-2. CKCON Register CKCON - Clock Control Register (8Fh) XTAL1 2 CKCON reg X2 state machine: 6 clock cycles. CPU control F OSC F XTAL 0 1 XTAL1:2 XTAL1:2 XTAL1 CPU clock X2 bit X2 Mode STD Mode STD Mode 7 6 5 4 3 2 1 0 - - - - - - - X2 Bit Number Bit Mnemonic Description 7 - Reserved The value read from this bit is indeterminate. Do not set this bit. 6 - Reserved The value read from this bit is indeterminate. Do not set this bit. 5 - Reserved The value read from this bit is indeterminate. Do not set this bit. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |