数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

TSB14C01AI 数据表(PDF) 20 Page - Texas Instruments

部件名 TSB14C01AI
功能描述  5-V IEEE 1394-1995 BACKPLANE TRANSCEIVER/ARBITER
PDF  31 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI [Texas Instruments]
网页  http://www.ti.com
标志 TI - Texas Instruments

TSB14C01AI 数据表(HTML) 20 Page - Texas Instruments

Back Button TSB14C01AI Datasheet HTML 16Page - Texas Instruments TSB14C01AI Datasheet HTML 17Page - Texas Instruments TSB14C01AI Datasheet HTML 18Page - Texas Instruments TSB14C01AI Datasheet HTML 19Page - Texas Instruments TSB14C01AI Datasheet HTML 20Page - Texas Instruments TSB14C01AI Datasheet HTML 21Page - Texas Instruments TSB14C01AI Datasheet HTML 22Page - Texas Instruments TSB14C01AI Datasheet HTML 23Page - Texas Instruments TSB14C01AI Datasheet HTML 24Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 20 / 31 page
background image
TSB14C01A, TSB14C01AI, TSB14C01AM
5-V IEEE 1394-1995 BACKPLANE TRANSCEIVER/ARBITER
SGLS107A – FEBRUARY 1999 – REVISED NOVEMBER 1999
20
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
PRINCIPLES OF OPERATION
backplane receive data timing
The receiver typically uses the transitions on the incoming bus signals RDATA and RSTRB to derive a clock
at the code bit frequency to extract the NRZ signal on RDATA. This clock can be derived by performing an
exclusive-OR (XOR) of RDATA and RSTRB.
The bus signals, as they appear from the backplane transceiver media and into the receivers, should be within
the constraints outlined by Figure 10.
t1
t1
t1
t1
t3
t2
t3
t2
RDATA
RSTRB
Figure 10. Backplane Receive Data Timing
Table 14. TSB14C01A to Backplane Transceiver Timing
PARAMETER
98.304 Mhz
49.152 MHz
t1
Bit cell period
10.1715 ns nominal
20.34 ns nominal
t2†
Receive (Rx) edge separation
3.4 ns minimum
3.4 ns minimum
t3
Receive (Rx) edge separation
16.3 ns maximum
36.6 ns maximum
† This parameter is based on a maximum total transmit skew of 2 ns and a maximum backplane skew
of 0.5 ns. This assumes total receive skew is less than receive edge separation (i.e., some skew
margin exists).
backplane timing definitions
D Logic Skew — The skew between data and strobe within the physical layer itself due to internal skews
between data and strobe logic.
D Spatial Skew — The skew between data and strobe due to differences in propagation delays along the
transmission line from arbiter to transceiver. This board delay is of concern when the physical layer and
transceivers are packaged separately.
D Package Skew — The propagation delay difference through the transceiver between the data and strobe
channels.
D Backplane Skew — The skew along the backplane itself due to impedance and/or mismatching of lengths
in the data and strobe lines.
D Receive Setup/Hold — The setup and hold time needed to latch in the incoming data within the phy arbiter,
based off of the recovered clock from Data-Rx and Strobe-Rx.
D Total Transmit Skew — The total skew between data and strobe in transmitting data from the phy out to the
bus. This is given by the following equation.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com