数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ADP2114ACPZ-R7 数据表(PDF) 6 Page - Analog Devices

部件名 ADP2114ACPZ-R7
功能描述  Configurable, Dual 2 A/Single 4 A, Synchronous Step-Down DC-to-DC Regulator
PDF  40 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

ADP2114ACPZ-R7 数据表(HTML) 6 Page - Analog Devices

Back Button ADP2114ACPZ-R7 Datasheet HTML 2Page - Analog Devices ADP2114ACPZ-R7 Datasheet HTML 3Page - Analog Devices ADP2114ACPZ-R7 Datasheet HTML 4Page - Analog Devices ADP2114ACPZ-R7 Datasheet HTML 5Page - Analog Devices ADP2114ACPZ-R7 Datasheet HTML 6Page - Analog Devices ADP2114ACPZ-R7 Datasheet HTML 7Page - Analog Devices ADP2114ACPZ-R7 Datasheet HTML 8Page - Analog Devices ADP2114ACPZ-R7 Datasheet HTML 9Page - Analog Devices ADP2114ACPZ-R7 Datasheet HTML 10Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 40 page
background image
ADP2114
Rev. 0 | Page 6 of 40
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
1
GND
2
COMP1
3
FREQ
4
SCFG
5
SYNC/CLKOUT
6
OPCFG
7
COMP2
8
VDD
24 SW1
23 SW2
22 PGND1
21 PGND2
20 PGND3
19 PGND4
18 SW3
17 SW4
TOP VIEW
(Not to Scale)
ADP2114
THERMAL PAD
NOTES
1. CONNECT THE EXPOSED THERMAL PAD TO THE
SIGNAL/ANALOG GROUND PLANE.
Figure 3. Pin Configuration
Table 3. Pin Function Descriptions
Pin No.
Mnemonic
Description
1
GND
Ground for the Internal Analog and Digital Circuits. Connect GND to the signal/analog ground plane before
connecting to the power ground.
2
COMP1
Error Amplifier Output for Channel 1. Connect a series RC network from COMP1 to GND to compensate for
Channel 1. For multiphase operation, tie COMP1 and COMP2 together.
3
FREQ
Frequency Select Input. Connect this pin through a resistor to GND to set the appropriate switching frequency
(see Table 5).
4
SCFG
Synchronization Configuration Input. SCFG configures the SYNC/CLKOUT pin as an input or output. Tie this pin
to VDD to configure SYNC/CLKOUT as an output. Tie this pin to GND to configure SYNC/CLKOUT as an input.
5
SYNC/CLKOUT
This is a configurable bidirectional pin (configured with the SCFG pin—see the Pin 4 description for details).
When SYNC/CLKOUT is an output, a buffered clock of twice the switching frequency with a phase shift of 90°
is available on this pin. When configured as an input, this pin accepts an external clock to which the converters
are synchronized. The frequency select resistor, mentioned in the description of Pin 3, must be selected close to
the expected switching frequency for stable operation.
6
OPCFG
Operation Configuration Input. Connect this pin through a resistor to GND to set the system mode of operation
according to Table 7. This pin can be used to select a peak current limit for each power channel and enable or
disable the pulse skip mode.
7
COMP2
Error Amplifier Output for Channel 2. Connect a series RC network from COMP2 to GND to compensate the
Channel 2. Tie COMP1 and COMP2 together for multiphase configuration.
8
VDD
Power Supply Input. The power source for the ADP2114 internal circuitry. Connect VDD and VINx with a
10 Ω resistor as close as possible to the ADP2114. Bypass VDD to GND with a 1 μF or greater capacitor.
9
FB2
Feedback Voltage Input for Channel 2. For the fixed output voltage option, connect FB2 to VOUT2. For the
adjustable output voltage option, connect this pin to a resistor divider between VOUT2 and GND. The reference
voltage for the adjustable output voltage option is 0.6 V. With multiphase configurations, connect FB2 to FB1
and then connect them to VOUT.
10
V2SET
Output Voltage Set Pin for Channel 2. Connect this pin through a resistor to GND or tie to VDD to select a fixed
output voltage option (0.8 V, 1.2 V, 1.5 V, 1.8 V, 2.5 V, or 3.3 V) or an adjust output voltage for VOUT2. See Table 4
for output voltage selection.
11
SS2
Soft Start Input for Channel 2. Place a capacitor from SS2 to GND to set the soft start period. A 10 nF capacitor
sets a 1 ms soft start period. For multiphase configuration, connect SS2 to SS1.
12
PGOOD2
Open-Drain Power Good Output for Channel 2. Place a 100 kΩ pull-up resistor to VDD or any other voltage ≤ 5.5 V;
PGOOD2 pulls low when Channel 2 is out of regulation.
13
EN2
Enable Input for Channel 2. Drive EN2 high to turn on the Channel 2 converter and drive EN2 low to turn off
Channel 2. Tie EN2 to VDD for startup with VDD. With multiphase configuration, tie EN2 to EN1.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com