AT89LP428 datasheet(3/149 Pages) ATMEL

3 / 149 page

3654A–MICRO–8/09

AT89LP428/828

1.5

Pin Description

Table 1-1.

AT89LP428/828 Pin Description

Pin Number

Symbol

Type

Description

TQFP

/MLF

PLCC

PDIP

P4.1

I/O

P4.1: User-configurable I/O Port 4 bit 1.

XTAL2: Output from inverting oscillator amplifier. It may be used as a port pin if the

internal RC oscillator is selected as the clock source.

CLKOUT: When the internal RC oscillator is selected as the clock source, may be

used to output the internal clock divided by 2.

DDA: Serial Data input/output for On-chip Debug Interface when OCD is enabled

and the external clock is selected as the clock source.

P4.0

I/O

P4.0: User-configurable I/O Port 4 bit 0.

XTAL1: Input to the inverting oscillator amplifier and internal clock generation circuits.

It may be used as a port pin if the internal RC oscillator is selected as the clock

source.

DDA: Serial Data input/output for On-chip Debug Interface when OCD is enabled

and the internal RC oscillator is selected as the clock source.

N/A

P4.5

I/O

P4.5: User-configurable I/O Port 4 bit 5.

GND

Ground

N/A

P4.4

I/O

P4.4: User-configurable I/O Port 4 bit 4.

6108

P3.2

I/O

P3.2: User-configurable I/O Port 3 bit 2.

INT0: External Interrupt 0 Input or Timer 0 Gate Input.

7119

P3.3

I/O

P3.3: User-configurable I/O Port 3 bit 3.

INT1: External Interrupt 1 Input or Timer 1 Gate Input

812

P3.4

I/O

P3.4: User-configurable I/O Port 3 bit 4.

T1: Timer/Counter 0 External input or PWM output.

913

P3.5

I/O

P3.5: User-configurable I/O Port 3 bit 5.

T1: Timer/Counter 1 External input or PWM output.

P3.6

I/O

P3.6: User-configurable I/O Port 3 bit 6 (if Reset Fuse is disabled).

RST: External Active-low Reset input (if Reset Fuse is enabled, see “External Reset”

on page 26).

DCL: Serial Clock input for On-chip Debug Interface when OCD is enabled.

P2.3

I/O

P2.3: User-configurable I/O Port 2 bit 3.

CCD: Timer 2 Channel D Compare Output or Capture Input.

P2.1

I/O

P2.2: User-configurable I/O Port 2 bit 2.

CCC: Timer 2 Channel C Compare Output or Capture Input.

P2.1

I/O

P2.1: User-configurable I/O Port 2 bit 1.

CCB: Timer 2 Channel B Compare Output or Capture Input.

P2.0

I/O

P2.0: User-configurable I/O Port 2 bit 0.

CCA: Timer 2 Channel A Compare Output or Capture Input.

P3.7

I/O

P3.7: User-configurable I/O Port 3 bit 7.

DDA: Serial Data input/output for On-chip Debug Interface when OCD is enabled

and the Crystal oscillator is selected as the clock source.

P1.0

I/O

P1.0: User-configurable I/O Port 1 bit 0.

T2: Timer 2 External Input or Clock Output.

GPI0: General-purpose Interrupt input 0.

AT89LP428 数据表(PDF) 3 Page - ATMEL Corporation

AT89LP428 数据表(HTML) 3 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

AT89LP428 数据表(PDF) 3 Page - ATMEL Corporation

AT89LP428 数据表(HTML) 3 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载