数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ATmega169PV-8MCH 数据表(PDF) 27 Page - ATMEL Corporation

部件名 ATmega169PV-8MCH
功能描述  8-bit Microcontroller with 16K Bytes In-System Programmable Flash
PDF  393 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ATMEL [ATMEL Corporation]
网页  http://www.atmel.com
标志 ATMEL - ATMEL Corporation

ATmega169PV-8MCH 数据表(HTML) 27 Page - ATMEL Corporation

Back Button ATmega169PV-8MCH Datasheet HTML 23Page - ATMEL Corporation ATmega169PV-8MCH Datasheet HTML 24Page - ATMEL Corporation ATmega169PV-8MCH Datasheet HTML 25Page - ATMEL Corporation ATmega169PV-8MCH Datasheet HTML 26Page - ATMEL Corporation ATmega169PV-8MCH Datasheet HTML 27Page - ATMEL Corporation ATmega169PV-8MCH Datasheet HTML 28Page - ATMEL Corporation ATmega169PV-8MCH Datasheet HTML 29Page - ATMEL Corporation ATmega169PV-8MCH Datasheet HTML 30Page - ATMEL Corporation ATmega169PV-8MCH Datasheet HTML 31Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 27 / 393 page
background image
27
8018N–AVR–08/09
ATmega169P
7.4
EEPROM Register Description
7.4.1
EEARH and EEARL – EEPROM Address Register
• Bits 15:9 – Res: Reserved Bits
These bits are reserved and will always read as zero.
• Bits 8:0 – EEAR8:0: EEPROM Address
The EEPROM Address Registers – EEARH and EEARL specify the EEPROM address in the
512 bytes EEPROM space. The EEPROM data bytes are addressed linearly between 0 and
511. The initial value of EEAR is undefined. A proper value must be written before the EEPROM
may be accessed.
7.4.2
EEDR – EEPROM Data Register
• Bits 7:0 – EEDR7:0: EEPROM Data
For the EEPROM write operation, the EEDR Register contains the data to be written to the
EEPROM in the address given by the EEAR Register. For the EEPROM read operation, the
EEDR contains the data read out from the EEPROM at the address given by EEAR.
7.4.3
EECR – EEPROM Control Register
• Bits 7..4 – Res: Reserved Bits
These bits are reserved and will always read as zero.
• Bit 3 – EERIE: EEPROM Ready Interrupt Enable
Writing EERIE to one enables the EEPROM Ready Interrupt if the I bit in SREG is set. Writing
EERIE to zero disables the interrupt. The EEPROM Ready interrupt generates a constant inter-
rupt when EEWE is cleared.
• Bit 2 – EEMWE: EEPROM Master Write Enable
The EEMWE bit determines whether setting EEWE to one causes the EEPROM to be written.
When EEMWE is set, setting EEWE within four clock cycles will write data to the EEPROM at
Bit
151413
121110
9
8
0x22 (0x42)
–––
–––
EEAR8
EEARH
0x21 (0x41)
EEAR7
EEAR6
EEAR5
EEAR4
EEAR3
EEAR2
EEAR1
EEAR0
EEARL
765
432
10
Read/Write
RR
RRR
RR
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Initial Value
0
0
0
0
0
0
0
X
X
XXX
XXX
X
Bit
765
432
10
0x20 (0x40)
MSB
LSB
EEDR
Read/Write
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Initial Value
0
0
0
0
0
0
0
0
Bit
765
43
2
1
0
0x1F (0x3F)
EERIE
EEMWE
EEWE
EERE
EECR
Read/Write
RRRR
R/W
R/W
R/W
R/W
Initial Value
0
0
0
0
0
0
X
0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com