ATmega169PV-8MCH datasheet(51/393 Pages) ATMEL

51 / 393 page

8018N–AVR–08/09

ATmega169P

10.3

Internal Voltage Reference

ATmega169P features an internal bandgap reference. This reference is used for Brown-out

Detection, and it can be used as an input to the Analog Comparator or the ADC.

10.3.1

Voltage Reference Enable Signals and Start-up Time

The voltage reference has a start-up time that may influence the way it should be used. The

start-up time is given in ”System and Reset Characteristics” on page 331. To save power, the

reference is not always turned on. The reference is on during the following situations:

When the BOD is enabled (by programming the BODLEVEL [2..0] Fuse).

When the bandgap reference is connected to the Analog Comparator (by setting the

ACBG bit in ACSR).

When the ADC is enabled.

Thus, when the BOD is not enabled, after setting the ACBG bit or enabling the ADC, the user

must always allow the reference to start up before the output from the Analog Comparator or

ADC is used. To reduce power consumption in Power-down mode, the user can avoid the three

conditions above to ensure that the reference is turned off before entering Power-down mode.

10.4

Watchdog Timer

The Watchdog Timer is clocked from a separate On-chip Oscillator which runs at 1 MHz. This is

the typical value at V

CC = 5V. See characterization data for typical values at other VCC levels. By

controlling the Watchdog Timer prescaler, the Watchdog Reset interval can be adjusted as

shown in Table 10-2 on page 55. The WDR – Watchdog Reset – instruction resets the Watch-

dog Timer. The Watchdog Timer is also reset when it is disabled and when a Chip Reset occurs.

Eight different clock cycle periods can be selected to determine the reset period. If the reset

period expires without another Watchdog Reset, the ATmega169P resets and executes from the

Reset Vector. For timing details on the Watchdog Reset, refer to Table 10-2 on page 55.

To prevent unintentional disabling of the Watchdog or unintentional change of time-out period,

two different safety levels are selected by the fuse WDTON as shown in Table 10-1. Refer to

”Timed Sequences for Changing the Configuration of the Watchdog Timer” on page 52 for

details.

Table 10-1.

WDT Configuration as a Function of the Fuse Settings of WDTON

WDTON

Safety

Level

WDT Initial

State

How to Disable the

WDT

How to Change Time-

out

Unprogrammed

Disabled

Timed sequence

Programmed

Enabled

Always enabled

Timed sequence

ATmega169PV-8MCH 数据表(PDF) 51 Page - ATMEL Corporation

ATmega169PV-8MCH 数据表(HTML) 51 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载