ATmega16HVB datasheet(156/273 Pages) ATMEL

156 / 273 page

156

8042A–AVR–07/09

ATmega16HVB/32HVB

27. 2-wire Serial Interface

27.1

Features

• Simple yet Powerful and Flexible Communication Interface, Only Two Bus Lines Needed

• Both Master and Slave Operation Supported

• Device can Operate as Transmitter or Receiver

• 7-bit Address Space allows up to 128 Different Slave Addresses

• Multi-master Arbitration Support

• Supports SM Bus transfer speeds from 10 to 100kHz

• Slew-rate Limited Output Drivers

• Noise Suppression Circuitry Rejects Spikes on Bus Lines

• Fully Programmable Slave Address with General Call Support

• Address Recognition Causes Wake-up when AVR is in Sleep Mode

27.2

Two-wire Serial Interface Bus Definition

The Two-wire Serial Interface (TWI) is ideally suited for typical microcontroller applications. The

TWI protocol allows the systems designer to interconnect up to 128 different devices using only

two bi-directional bus lines, one for clock (SCL) and one for data (SDA). The only external hard-

ware needed to implement the bus is a single pull-up resistor for each of the TWI bus lines. All

devices connected to the bus have individual addresses, and mechanisms for resolving bus

contention are inherent in the TWI protocol.

When the TWI is not used, power consumption can be minimized by writing the PRTWI bit in

PRR0 to one. See ”PRR0 – Power Reduction Register 0” on page 40 for details on how to use

the PRTWI bit.

Figure 27-1. TWI Bus Interconnection

Device 1

Device 2

Device 3

Device n

SDA

SCL

........

BUS

ATmega16HVB 数据表(PDF) 156 Page - ATMEL Corporation

ATmega16HVB 数据表(HTML) 156 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载