数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STW4811MBRA/LF 数据表(PDF) 55 Page - STMicroelectronics

部件名 STW4811MBRA/LF
功能描述  Power management for multimedia processors
PDF  85 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STW4811MBRA/LF 数据表(HTML) 55 Page - STMicroelectronics

Back Button STW4811MBRA/LF Datasheet HTML 51Page - STMicroelectronics STW4811MBRA/LF Datasheet HTML 52Page - STMicroelectronics STW4811MBRA/LF Datasheet HTML 53Page - STMicroelectronics STW4811MBRA/LF Datasheet HTML 54Page - STMicroelectronics STW4811MBRA/LF Datasheet HTML 55Page - STMicroelectronics STW4811MBRA/LF Datasheet HTML 56Page - STMicroelectronics STW4811MBRA/LF Datasheet HTML 57Page - STMicroelectronics STW4811MBRA/LF Datasheet HTML 58Page - STMicroelectronics STW4811MBRA/LF Datasheet HTML 59Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 55 / 85 page
background image
STw4811M/STw4811N
Functional description
CD00131784
55/85
4.5.2
Level shifters
Signal shifting cards voltage level value is automatically done by the multimedia processor
system. Following a card detection, the multimedia processor starts the SD/MMC/SDIO
application by writing in the
configuration 1 register (Table 18) to program LDO VMMC
output supply and then starts the protocol initialization.
The module includes:
Five bidirectional level shifter channels compatible with 1.8 V, 1.85 V, 2.6 V, 2.7 V,
2.85 V, 3.0 V, 3.3 V
Two unidirectional lines for clock: multimedia processor to card and feedback clock to
multimedia processor for synchronization.
Four control signals for channel direction. When direction balls (MCCMDDIR,
MCDATA0DIR, MCDATA2DIR, MCDATA31DIR) are at low level, data is transmitted
from Card to APE. When direction balls are at high level data is transmitted from APE
to card.
When the level shifters are “ON”, the APE interface MCDATA[3:0] and the MCCMD balls
have a 1.5 Mohm pull up resistor to VIO_VMEM.
It is possible to connect another card on the APE interface (1.8 V interface) for this:
set to “1” ‘mmc_ls_status’ bits of
configuration 1 register (Table 18) with this
configuration:
the APE interface MCDATA[3:0] and the MCCMD balls are put in high impedance
and the pull up resistors are disconnected.
the card interface DATAOUT[3:0] and the CMDOUT balls are set to “1” with an
internal 1.5 Mohm pull up resistor
the card clock, CLKOUT ball, is set to “0” and the APE feedback clock, MCFBCLK
ball is configured in high impedance.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com