数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

GS9062-CFE3 数据表(PDF) 6 Page - Gennum Corporation

部件名 GS9062-CFE3
功能描述  HD-LINX II SD-SDI and DVB-ASI Serializer with ClockCleaner
PDF  46 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  GENNUM [Gennum Corporation]
网页  http://www.gennum.com
标志 GENNUM - Gennum Corporation

GS9062-CFE3 数据表(HTML) 6 Page - Gennum Corporation

Back Button GS9062-CFE3 Datasheet HTML 2Page - Gennum Corporation GS9062-CFE3 Datasheet HTML 3Page - Gennum Corporation GS9062-CFE3 Datasheet HTML 4Page - Gennum Corporation GS9062-CFE3 Datasheet HTML 5Page - Gennum Corporation GS9062-CFE3 Datasheet HTML 6Page - Gennum Corporation GS9062-CFE3 Datasheet HTML 7Page - Gennum Corporation GS9062-CFE3 Datasheet HTML 8Page - Gennum Corporation GS9062-CFE3 Datasheet HTML 9Page - Gennum Corporation GS9062-CFE3 Datasheet HTML 10Page - Gennum Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 46 page
background image
GS9062 Data Sheet
22209 - 7
February 2007
6 of 46
1.2 Pin Descriptions
Table 1-1: Pin Descriptions
Pin
Number
Name
Timing
Type
Description
1
CP_VDD
–
Power
Power supply connection for the charge pump. Connect to +3.3V
DC analog.
2
PD_GND
–
Power
Ground connection for the phase detector. Connect to analog
GND.
3
PD_VDD
–
Power
Power supply connection for the phase detector. Connect to
+1.8V DC analog.
4, 6 – 8,
10 – 11,
14 – 17, 31,
70 – 71
NC
–
–
No connect.
5
RSV
–
–
Reserved – connect to analog ground.
9
DVB_ASI
Non
Synchronous
Input
CONTROL SIGNAL INPUT
Signal levels are LVCMOS/LVTTL compatible.
When set HIGH in conjunction with SMPTE_BYPASS = LOW,
the device will be configured to operate in DVB-ASI mode.
When set LOW, the device will not support the encoding of
received DVB-ASI data.
12
20bit/10bit
Non
Synchronous
Input
CONTROL SIGNAL INPUT
Signal levels are LVCMOS/LVTTL compatible.
Used to select the input data bus width in SMPTE or
Data-Through modes. This signal is ignored in DVB-ASI mode.
When set HIGH, the parallel input will be 20-bit demultiplexed
data.
When set LOW, the parallel input will be 10-bit multiplexed data.
13
IOPROC_EN/DIS
Non
Synchronous
Input
CONTROL SIGNAL INPUT
Signal levels are LVCMOS/LVTTL compatible.
Used to enable or disable I/O processing features.
When set HIGH, the following I/O processing features of the
device are enabled:
• EDH Packet Generation and Insertion
• SMPTE 352M Packet Generation and Insertion
• ANC Data Checksum Calculation and Insertion
• TRS Generation and Insertion
• Illegal Code Remapping
To enable a subset of these features, keep IOPROC_EN/DIS
HIGH and disable the individual feature(s) in the
IOPROC_DISABLE register accessible via the host interface.
When set LOW, the I/O processing features of the device are
disabled, regardless of whether the features are enabled in the
IOPROC_DISABLE register.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com