数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

GS9062-CFE3 数据表(PDF) 23 Page - Gennum Corporation

部件名 GS9062-CFE3
功能描述  HD-LINX II SD-SDI and DVB-ASI Serializer with ClockCleaner
PDF  46 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  GENNUM [Gennum Corporation]
网页  http://www.gennum.com
标志 GENNUM - Gennum Corporation

GS9062-CFE3 数据表(HTML) 23 Page - Gennum Corporation

Back Button GS9062-CFE3 Datasheet HTML 19Page - Gennum Corporation GS9062-CFE3 Datasheet HTML 20Page - Gennum Corporation GS9062-CFE3 Datasheet HTML 21Page - Gennum Corporation GS9062-CFE3 Datasheet HTML 22Page - Gennum Corporation GS9062-CFE3 Datasheet HTML 23Page - Gennum Corporation GS9062-CFE3 Datasheet HTML 24Page - Gennum Corporation GS9062-CFE3 Datasheet HTML 25Page - Gennum Corporation GS9062-CFE3 Datasheet HTML 26Page - Gennum Corporation GS9062-CFE3 Datasheet HTML 27Page - Gennum Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 23 / 46 page
background image
GS9062 Data Sheet
22209 - 7
February 2007
23 of 46
3.2.4 Parallel Input Clock (PCLK)
The frequency of the PCLK input signal required by the GS9062 is determined by
the input data format. Table 3-1 below lists the possible input signal formats and
their corresponding parallel clock rates. Note that DVB-ASI input will always be in
10-bit format, regardless of the setting of the 20bit/10bit pin.
3.3 SMPTE Mode
The GS9062 is said to be in SMPTE mode when the SMPTE_BYPASS pin is set
HIGH and the DVB_ASI pin is set LOW.
In this mode, the parallel data will be scrambled according to SMPTE 259M, and
NRZ-to-NRZI encoded prior to serialization.
3.3.1 Internal Flywheel
The GS9062 has an internal flywheel which is used in the generation of internal /
external timing signals, and in automatic video standards detection. It is
operational in SMPTE mode only.
The flywheel consists of a number of counters and comparators operating at video
pixel and video line rates. These counters maintain information about the total line
length, active line length, total number of lines per field / frame and total active lines
per field / frame for the received video standard.
When DETECT_TRS is LOW, the flywheel will be locked to the externally supplied
H, V, and F timing signals.
Table 3-1: Parallel Data Input Format
Input Data Format
DOUT
[19:10]
DOUT
[9:0]
PCLK
Control Signals
20bit/10bit
SMPTE_BYPASS
DVB_ASI
SMPTE MODE
20bit DEMULTIPLEXED
LUMA
CHROMA
13.5MHz
HIGH
HIGH
LOW
10bit MULTIPLEXED
LUMA / CHROMA
HIGH IMPEDANCE
27MHz
LOW
HIGH
LOW
DVB-ASI MODE
10bit DVB-ASI
DVB-ASI DATA
HIGH IMPEDANCE
27MHz
HIGH
LOW
HIGH
DVB-ASI DATA
HIGH IMPEDANCE
27MHz
LOW
LOW
HIGH
DATA-THROUGH MODE
20bit DEMULTIPLEXED
DATA
DATA
13.5MHz
HIGH
LOW
LOW
10bit MULTIPLEXED
DATA
HIGH IMPEDANCE
27MHz
LOW
LOW
LOW



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com