数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

GS9062-CFE3 数据表(PDF) 25 Page - Gennum Corporation

部件名 GS9062-CFE3
功能描述  HD-LINX II SD-SDI and DVB-ASI Serializer with ClockCleaner
PDF  46 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  GENNUM [Gennum Corporation]
网页  http://www.gennum.com
标志 GENNUM - Gennum Corporation

GS9062-CFE3 数据表(HTML) 25 Page - Gennum Corporation

Back Button GS9062-CFE3 Datasheet HTML 21Page - Gennum Corporation GS9062-CFE3 Datasheet HTML 22Page - Gennum Corporation GS9062-CFE3 Datasheet HTML 23Page - Gennum Corporation GS9062-CFE3 Datasheet HTML 24Page - Gennum Corporation GS9062-CFE3 Datasheet HTML 25Page - Gennum Corporation GS9062-CFE3 Datasheet HTML 26Page - Gennum Corporation GS9062-CFE3 Datasheet HTML 27Page - Gennum Corporation GS9062-CFE3 Datasheet HTML 28Page - Gennum Corporation GS9062-CFE3 Datasheet HTML 29Page - Gennum Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 25 / 46 page
background image
GS9062 Data Sheet
22209 - 7
February 2007
25 of 46
3.4 DVB-ASI Mode
The GS9062 is said to be in DVB-ASI mode when the SMPTE_BYPASS pin is set
LOW and the DVB_ASI pin is set HIGH.
In this mode, all SMPTE processing functions are disabled, and the 8-bit transport
stream data will be 8b/10b encoded prior to serialization.
3.4.1 Control Signal Inputs
In DVB-ASI mode, the DIN19 and DIN18 pins will be configured as DVB-ASI
control signals INSSYNCIN and KIN respectively.
When INSSYNCIN is set HIGH, the device will insert K28.5 sync characters into
the data stream. This function is used to assist system implementations where the
GS9062 may be preceded by an external data FIFO. Parallel DVB-ASI data may
be clocked into the FIFO at some rate less than 27MHz. The INSSYNCIN input
may then be connected to the FIFO empty signal, thus providing a means of
padding up the data transmission rate to 27MHz. See Figure 3-3.
NOTE: 8b/10b encoding will take place after K28.5 sync character insertion.
KIN should be set HIGH whenever the parallel data input is to be interpreted as any
special character defined by the DVB-ASI standard (including the K28.5 sync
character). This pin should be set LOW when the input is to be interpreted as data.
NOTE: When operating in DVB-ASI mode, DIN[9:0] become high impedance.
Figure 3-3: DVB-ASI FIFO Implementation using the GS9062
8
8
AIN ~ HIN
PCLK = 27MHz
INSSYNCIN
SDO
CLK_IN
CLK_OUT
FIFO
SDO
WRITE_CLK
<27MHz
FE
TS
KIN
GS9062
KIN
READ CLK
=27MHz



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com