数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

GS9062-CFE3 数据表(PDF) 37 Page - Gennum Corporation

部件名 GS9062-CFE3
功能描述  HD-LINX II SD-SDI and DVB-ASI Serializer with ClockCleaner
PDF  46 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  GENNUM [Gennum Corporation]
网页  http://www.gennum.com
标志 GENNUM - Gennum Corporation

GS9062-CFE3 数据表(HTML) 37 Page - Gennum Corporation

Back Button GS9062-CFE3 Datasheet HTML 33Page - Gennum Corporation GS9062-CFE3 Datasheet HTML 34Page - Gennum Corporation GS9062-CFE3 Datasheet HTML 35Page - Gennum Corporation GS9062-CFE3 Datasheet HTML 36Page - Gennum Corporation GS9062-CFE3 Datasheet HTML 37Page - Gennum Corporation GS9062-CFE3 Datasheet HTML 38Page - Gennum Corporation GS9062-CFE3 Datasheet HTML 39Page - Gennum Corporation GS9062-CFE3 Datasheet HTML 40Page - Gennum Corporation GS9062-CFE3 Datasheet HTML 41Page - Gennum Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 37 / 46 page
background image
GS9062 Data Sheet
22209 - 7
February 2007
37 of 46
3.9.1 Output Swing
Nominally, the voltage swing of the serial digital output is 800mVp-p single-ended
into a 75
Ω load. This is set externally by connecting the RSET pin to CD_VDD
through 281
Ω .
The output swing may be decreased by increasing the value of the RSET resistor.
The relationship is approximated by the curve shown in Figure 3-5.
Alternatively, the serial digital output swing can drive 800mVp-p into a 50
Ω load.
Since the output swing is reduced by a factor of approximately one third when the
smaller load is used, the RSET resistor must be 187
Ω to obtain 800mVp-p.
Figure 3-5: Serial Digital Output Swing
3.9.2 Serial Digital Output Mute
The GS9062 will automatically mute the serial digital output when the LOCKED
output signal is LOW. In this case, the SDO and SDO signals are set to a constant
voltage level.
3.10 GSPI Host Interface
The GSPI, or Gennum Serial Peripheral Interface, is a 4-wire interface provided to
allow the host to enable additional features of the device and /or to provide
additional status information through configuration registers in the GS9062.
The GSPI comprises a serial data input signal SDIN, serial data output signal
SDOUT, an active low chip select CS, and a burst clock SCLK. The burst clock
must have a duty cycle between 40% and 60%.
Because these pins are shared with the JTAG interface port, an additional control
signal pin JTAG/HOST is provided. When JTAG/HOST is LOW, the GSPI interface
is enabled.
When operating in GSPI mode, the SCLK, SDIN, and CS signals are provided by
the host interface. The SDOUT pin is a high-impedance output allowing multiple
50
Ω load
300
400
500
600
700
800
900
1000
250 300 350 400 450 500 550 600 650 700
RSET(
Ω)
200
75
Ω load



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com