AFS090 datasheet(28/334 Pages) MICROSEMI

28 / 334 page

Device Architecture

2- 12

R e visio n 2

Global Resources (VersaNets)

Fusion devices offer powerful and flexible control of circuit timing through the use of analog circuitry.

Each chip has six CCCs. The west CCC also contains a PLL core. In the two larger devices (AFS600 and

AFS1500), the west and the east CCCs each contain a PLL. The PLLs include delay lines, a phase

shifter (0°, 90°, 180°, 270°), and clock multipliers/dividers. Each CCC has all the circuitry needed for the

selection and interconnection of inputs to the VersaNet global network. The east and west CCCs each

have access to three VersaNet global lines on each side of the chip (six lines total). The CCCs at the four

corners each have access to three quadrant global lines on each quadrant of the chip.

Advantages of the VersaNet Approach

One of the architectural benefits of Fusion is the set of powerful and low-delay VersaNet global networks.

Fusion offers six chip (main) global networks that are distributed from the center of the FPGA array

(Figure 2-11). In addition, Fusion devices have three regional globals (quadrant globals) in each of the

four chip quadrants. Each core VersaTile has access to nine global network resources: three quadrant

and six chip (main) global networks. There are a total of 18 global networks on the device. Each of these

networks contains spines and ribs that reach all VersaTiles in all quadrants (Figure 2-12 on page 2-13).

This flexible VersaNet global network architecture allows users to map up to 180 different

internal/external clocks in a Fusion device. Details on the VersaNet networks are given in Table 2-4 on

page 2-13. The flexibility of the Fusion VersaNet global network allows the designer to address several

design requirements. User applications that are clock-resource-intensive can easily route external or

gated internal clocks using VersaNet global routing networks. Designers can also drastically reduce

delay penalties and minimize resource usage by mapping critical, high-fanout nets to the VersaNet global

network.

Figure 2-11 • Overview of Fusion VersaNet Global Network

Main (chip)

Global Network

Top Spine

Bottom Spine

Pad Ring

Chip (main)

Global Pads

Global

Pads

High-Performance

VersaNet Global Network

Global Spine

Global Ribs

Spine-Selection

Tree MUX

Quadrant Global Pads

AFS090 数据表(PDF) 28 Page - Microsemi Corporation

AFS090 数据表(HTML) 28 Page - Microsemi Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载