AFS090 datasheet(47/334 Pages) MICROSEMI

47 / 334 page

Fusion Family of Mixed Signal FPGAs

R e visio n 2

2 - 31

No-Glitch MUX (NGMUX)

Positioned downstream from the PLL/CCC blocks, the NGMUX provides a special switching sequence

between two asynchronous clock domains that prevents generating any unwanted narrow clock pulses.

The NGMUX is used to switch the source of a global between three different clock sources. Allowable

inputs are either two PLL/CCC outputs or a PLL/CCC output and a regular net, as shown in Figure 2-24.

The GLMUXCFG[1:0] configuration bits determine the source of the CLK inputs (i.e., internal signal or

GLC). These are set by SmartGen during design but can also be changed by dynamically reconfiguring

the PLL. The GLMUXSEL[1:0] bits control which clock source is passed through the NGMUX to the global

network (GL). See Table 2-13.

Figure 2-24 • NGMUX

Table 2-13 • NGMUX Configuration and Selection Table

GLMUXCFG[1:0]

GLMUXSEL[1:0]

Selected Input

Signal

MUX Type

GLA

2-to-1 GLMUX

GLC

GLA

2-to-1 GLMUX

GLINT

Crystal Oscillator

RC Oscillator

W I/O Ring

CCC/PLL

Clock I/Os

From FPGA Core

PLL/

CCC

GLINT

GLA

GLC

NGMUX

GLMUXCFG[1:0]

PWR UP

GLMUXSEL[1:0]

To Clock Rib Driver

AFS090 数据表(PDF) 47 Page - Microsemi Corporation

AFS090 数据表(HTML) 47 Page - Microsemi Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载