数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AFS090 数据表(PDF) 72 Page - Microsemi Corporation

部件名 AFS090
功能描述  Fusion Family of Mixed Signal FPGAs
PDF  334 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  MICROSEMI [Microsemi Corporation]
网页  http://www.microsemi.com
标志 MICROSEMI - Microsemi Corporation

AFS090 数据表(HTML) 72 Page - Microsemi Corporation

Back Button AFS090 Datasheet HTML 68Page - Microsemi Corporation AFS090 Datasheet HTML 69Page - Microsemi Corporation AFS090 Datasheet HTML 70Page - Microsemi Corporation AFS090 Datasheet HTML 71Page - Microsemi Corporation AFS090 Datasheet HTML 72Page - Microsemi Corporation AFS090 Datasheet HTML 73Page - Microsemi Corporation AFS090 Datasheet HTML 74Page - Microsemi Corporation AFS090 Datasheet HTML 75Page - Microsemi Corporation AFS090 Datasheet HTML 76Page - Microsemi Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 72 / 334 page
background image
Device Architecture
2- 56
R e visio n 2
FlashROM
Fusion devices have 1 kbit of on-chip nonvolatile flash memory that can be read from the FPGA core
fabric. The FlashROM is arranged in eight banks of 128 bits during programming. The 128 bits in each
bank are addressable as 16 bytes during the read-back of the FlashROM from the FPGA core (Figure 2-
45).
The FlashROM can only be programmed via the IEEE 1532 JTAG port. It cannot be programmed directly
from the FPGA core. When programming, each of the eight 128-bit banks can be selectively
reprogrammed. The FlashROM can only be reprogrammed on a bank boundary. Programming involves
an automatic, on-chip bank erase prior to reprogramming the bank. The FlashROM supports a
synchronous read and can be read on byte boundaries. The upper three bits of the FlashROM address
from the FPGA core define the bank that is being accessed. The lower four bits of the FlashROM
address from the FPGA core define which of the 16 bytes in the bank is being accessed.
The maximum FlashROM access clock is given in Table 2-26 on page 2-57. Figure 2-46 shows the
timing behavior of the FlashROM access cycle—the address has to be set up on the rising edge of the
clock for DOUT to be valid on the next falling edge of the clock.
If the address is unchanged for two cycles:
D0 becomes invalid tCK2Q ns after the second rising edge of the clock.
D0 becomes valid again tCK2Q ns after the second falling edge.
If the address unchanged for three cycles:
D0 becomes invalid tCK2Q ns after the second rising edge of the clock.
D0 becomes valid again tCK2Q ns after the second falling edge.
D0 becomes invalid tCK2Q ns after the third rising edge of the clock.
D0 becomes valid again tCK2Q ns after the third falling edge.
Figure 2-45 • FlashROM Architecture
Byte Number in Bank
4 LSB of ADDR (READ)
7
0
1
2
3
4
5
6
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com