AFS090 datasheet(13/334 Pages) MICROSEMI

13 / 334 page

Fusion Family of Mixed Signal FPGAs

R e visio n 2

1 -7

Clock Resources

PLLs and Clock Conditioning Circuits (CCCs)

Fusion devices provide designers with very flexible clock conditioning capabilities. Each member of the

Fusion family contains six CCCs. In the two larger family members, two of these CCCs also include a

PLL; the smaller devices support one PLL.

The inputs of the CCC blocks are accessible from the FPGA core or from one of several inputs with

dedicated CCC block connections.

The CCC block has the following key features:

•

Wide input frequency range (fIN_CCC) = 1.5MHz to 350MHz

•

Output frequency range (fOUT_CCC) = 0.75 MHz to 350 MHz

•

Clock phase adjustment via programmable and fixed delays from –6.275 ns to +8.75 ns

•

Clock skew minimization (PLL)

•

Clock frequency synthesis (PLL)

•

On-chip analog clocking resources usable as inputs:

– 100 MHz on-chip RC oscillator

– Crystal oscillator

Additional CCC specifications:

•

Internal phase shift = 0°, 90°, 180°, and 270°

•

Output duty cycle = 50% ± 1.5%

•

Low output jitter. Samples of peak-to-peak period jitter when a single global network is used:

– 70 ps at 350 MHz

– 90 ps at 100 MHz

– 180 ps at 24 MHz

– Worst case < 2.5% × clock period

•

Maximum acquisition time = 150 µs

•

Low power consumption of 5 mW

Global Clocking

Fusion devices have extensive support for multiple clocking domains. In addition to the CCC and PLL

support described above, there are on-chip oscillators as well as a comprehensive global clock

distribution network.

The integrated RC oscillator generates a 100 MHz clock. It is used internally to provide a known clock

source to the flash memory read and write control. It can also be used as a source for the PLLs.

The crystal oscillator supports the following operating modes:

•

Crystal (32.768 KHz to 20 MHz)

•

Ceramic (500 KHz to 8 MHz)

•

RC (32.768 KHz to 4 MHz)

Each VersaTile input and output port has access to nine VersaNets: six main and three quadrant global

networks. The VersaNets can be driven by the CCC or directly accessed from the core via MUXes. The

VersaNets can be used to distribute low-skew clock signals or for rapid distribution of high-fanout nets.

Digital I/Os with Advanced I/O Standards

The Fusion family of FPGAs features a flexible digital I/O structure, supporting a range of voltages (1.5 V,

1.8 V, 2.5 V, and 3.3 V). Fusion FPGAs support many different digital I/O standards, both single-ended

and differential.

The I/Os are organized into banks, with four or five banks per device. The configuration of these banks

determines the I/O standards supported. The banks along the east and west sides of the device support

the full range of I/O standards (single-ended and differential). The south bank supports the Analog Quads

(analog I/O). In the family's two smaller devices, the north bank supports multiple single-ended digital I/O

AFS090 数据表(PDF) 13 Page - Microsemi Corporation

AFS090 数据表(HTML) 13 Page - Microsemi Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载