AFS090 datasheet(40/334 Pages) MICROSEMI

40 / 334 page

Device Architecture

2- 24

R e visio n 2

Notes:

1. Visit the Microsemi SoC Products Group website for application notes concerning dynamic PLL reconfiguration. Refer to

the "PLL Macro" section on page 2-29 for signal descriptions.

2. Many specific INBUF macros support the wide variety of single-ended and differential I/O standards for the Fusion family.

3. Refer to the

IGLOO, ProASIC3, SmartFusion and Fusion Macro Library Guide for more information.

Figure 2-19 • Fusion CCC Options: Global Buffers with the PLL Macro

Table 2-11 • Available Selections of I/O Standards within CLKBUF and CLKBUF_LVDS/LVPECL Macros

CLKBUF Macros

CLKBUF_LVCMOS5

CLKBUF_LVCMOS331

CLKBUF_LVCMOS18

CLKBUF_LVCMOS15

CLKBUF_PCI

CLKBUF_LVDS2

CLKBUF_LVPECL

Notes:

1. This is the default macro. For more details, refer to the

IGLOO, ProASIC3, SmartFusion and Fusion Macro Library

Guide.

2. The B-LVDS and M-LVDS standards are supported with CLKBUF_LVDS.

PADN

PADP

PAD

Input LVDS/LVPECL Macro

INBUF2 Macro

GLA

GLA and (GLB or YB)

GLA and (GLC or YC)

GLA and (GLB or YB) and

(GLC or YC)

Clock Source

Clock Conditioning

Output

OADIVHALF

OADIV[4:0]

OAMUX[2:0]

DLYGLA[4:0]

OBDIV[4:0]

OBMUX[2:0]

DLYYB[4:0]

DLYGLB[4:0]

OCDIV[4:0]

OCMUX[2:0]

DLYYC[4:0]

DLYGLC[4:0]

FINDIV[6:0]

FBDIV[6:0]

FBDLY[4:0]

FBSEL[1:0]

XDLYSEL

VCOSEL[2:0]

CLKA

EXTFB

POWERDOWN

OADIVRST

GLA

LOCK

GLB

GLC

AFS090 数据表(PDF) 40 Page - Microsemi Corporation

AFS090 数据表(HTML) 40 Page - Microsemi Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载