TNETX4080GGP datasheet(48/64 Pages) TI1

48 / 64 page

TNETX4080

ThunderSWITCH II™ 8-PORT 10-/100-MBIT/S ETHERNET™ SWITCH

SPWS050A – AUGUST 1998 – REVISED NOVEMBER 1998

POST OFFICE BOX 655303

• DALLAS, TEXAS 75265

internal wrap test

Internal wrap mode causes some or all of the Ethernet MACs to be configured to loop back transmitted data

into the receive path. This allows a frame to be sent into a designated source port and then selectively routed

successively to and from ports involved in the test, before finally transmitting the frame out of the original port.

By varying the number of ports between which the frame is forwarded, the potential fault capture area is

expanded or constrained.

Intwrap in SysTest determines which ports loop back. Ports 0 or 7 can be configured to not loop back, allowing

them to be used as the start/end port for the test. Alternatively, the NM port (accessed via DIO) can be used

for this purpose, with all MII ports configured to loop back.

For a frame to be forwarded from one port to another in this fashion, the switch must be programmed as follows:

D Assign a unique VID to each of the PortxQTag registers, and program these tags into the VLANnQID

registers.

D The VLANnPorts register associated with each of the VLANnQID registers should have only one bit set,

indicating to which port frames containing that IEEE Std 802.3 tag should be routed.

D Rxacc and Txacc for each port must be 1. This causes the port to add the VID from its PortxQTag to the

frame on reception, and strip the tag before transmission.

D The destination address of the frames to be applied is not known, and UnkUniPorts and UnkMultiPorts

should be all 1s.

This causes the following:

The VID from the source port PortxQTag register is added to the frame upon reception. As the address of

the frame is unknown, it is forwarded to the AND of the appropriate VLANnPorts and UnkUniPorts (unicast)

or UnkMultiPorts (multicast). As VLANnPorts should contain only a single 1, this should be a single port.

The frame is transmitted from the destination port selected in 1. Its VLAN tag is stripped beforehand; the

frame loops back to the receive path.

Steps 1 and 2 are repeated, but the VID added upon reception is different from the one just stripped off at

transmission. This means a different VLANnPorts register is used to determine the destination.

The port order shown in Figure 8 is sequential, but the actual order depends on how ports are paired in the

VCANn Ports registers, and how the PortxQTag registers are assigned.

Eventually, the frame is sent to a port that is not configured for loopback and leaves the switch.

TNETX4080

Figure 8. Internal Wrap Example

The operational status of the PHYs or external connections to the device do not have to be considered or

assumed good, when in internal loopback mode.

TNETX4080GGP 数据表(PDF) 48 Page - Texas Instruments

TNETX4080GGP 数据表(HTML) 48 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64

数据表下载