数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

TNETX4080GGP 数据表(PDF) 8 Page - Texas Instruments

部件名 TNETX4080GGP
功能描述  ThunderSWITCH IIE 8-PORT 10-/100-MBIT/S ETHERNETE SWITCH
PDF  64 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI1 [Texas Instruments]
网页  http://www.ti.com
标志 TI1 - Texas Instruments

TNETX4080GGP 数据表(HTML) 8 Page - Texas Instruments

Back Button TNETX4080GGP Datasheet HTML 4Page - Texas Instruments TNETX4080GGP Datasheet HTML 5Page - Texas Instruments TNETX4080GGP Datasheet HTML 6Page - Texas Instruments TNETX4080GGP Datasheet HTML 7Page - Texas Instruments TNETX4080GGP Datasheet HTML 8Page - Texas Instruments TNETX4080GGP Datasheet HTML 9Page - Texas Instruments TNETX4080GGP Datasheet HTML 10Page - Texas Instruments TNETX4080GGP Datasheet HTML 11Page - Texas Instruments TNETX4080GGP Datasheet HTML 12Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 64 page
background image
TNETX4080
ThunderSWITCH II8-PORT 10-/100-MBIT/S ETHERNETSWITCH
SPWS050A – AUGUST 1998 – REVISED NOVEMBER 1998
8
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
Terminal Functions (Continued)
10-/100-Mbit/s MAC interface (MII mode) (ports 0–7) (continued)
TERMINAL
I/O
INTERNAL
DESCRIPTION
NAME
NO.
I/O
RESISTOR
DESCRIPTION
M00_RXD3
M00_RXD2
M00_RXD1
M00_RXD0
M01_RXD3
M01_RXD2
M01_RXD1
M01_RXD0
M02_RXD3
M02_RXD2
M02_RXD1
M02_RXD0
M03_RXD3
M03_RXD2
M03_RXD1
M03_RXD0
M04_RXD3
M04_RXD2
M04_RXD1
M04_RXD0
M05_RXD3
M05_RXD2
M05_RXD1
M05_RXD0
M06_RXD3
M06_RXD2
M06_RXD1
M06_RXD0
M07_RXD3
M07_RXD2
M07_RXD1
M07_RXD0
D20
C20
B20
A20
D15
C15
B15
A15
D10
C10
B10
A10
D5
C5
B5
A5
K3
K2
K1
J1
R4
R3
R2
R1
Y4
Y3
Y2
Y1
AC7
AD7
AE7
AF7
I
Pullup
Receive data. Nibble receive data from the attached PHY device. Data on these signals is
synchronous to Mxx_RCLK. When Mxx_RXDV and Mxx_RXER are low, these pins are
sampled the cycle before Mxx_LINK goes high to configure the port, based on capabilities
negotiated by the attached PHY device as follows:
– Mxx_RXD0 indicates full-duplex mode when high; half duplex when low, and sets
duplex in PortxStatus.
– Mxx_RXD1 indicates IEEE Std 802.3 pause frame support when high; no pause
when low, and sets pause in PortxStatus.
– Mxx_RXD2 indicates 100 Mbit/s when high; 10 Mbit/s when low, and sets speed in
PortxStatus.
– Mxx_RXD3 is unused and is ignored.
M00_RXER
M01_RXER
M02_RXER
M03_RXER
M04_RXER
M05_RXER
M06_RXER
M07_RXER
C19
C14
B9
B4
L4
T3
AA2
AD8
I
Pulldown
Receive error. Indicates reception of a coding error on received data.
M00_TCLK
M01_TCLK
M02_TCLK
M03_TCLK
M04_TCLK
M05_TCLK
M06_TCLK
M07_TCLK
B23
C17
C13
A8
F1
L2
T1
AD4
I
Pullup
Transmit clock. Transmit clock source from the attached PHY or PMI device.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com