| 数据搜索系统,热门电子元器件搜索 |
|
MMPF0100 数据表(PDF) 8 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MMPF0100 数据表(HTML) 8 Page - Freescale Semiconductor, Inc |
|
8 / 136 page ![]() Analog Integrated Circuit Device Data 8 Freescale Semiconductor PF0100 Pin Connections Pin Definitions 4.2 Pin Definitions Table 3. PF0100 Pin Definitions Pin Number Pin Name Pin Function Max Rating Type Definition 1 INTB O 3.6 V Digital Open drain interrupt signal to processor 2 SDWNB O 3.6 V Digital Open drain signal to indicate an imminent system shutdown 3 RESETBMCU O 3.6 V Digital Open drain reset output to processor. Alternatively can be used as a Power Good output. 4 STANDBY I 3.6 V Digital Standby input signal from processor 5 ICTEST I 7.5 V Digital/ Analog Reserved pin. Connect to GND in application. 6 SW1FB I 3.6 V Analog Output voltage feedback for SW1A/B. Route this trace separately from the high current path and terminate at the output capacitance. 7 SW1AIN I 4.8 V Analog Input to SW1A regulator. Bypass with at least a 4.7 μF ceramic capacitor and a 0.1 μF decoupling capacitor as close to the pin as possible. 8 SW1ALX O 4.8 V Analog Regulator 1A switch node connection 9 SW1BLX O 4.8 V Analog Regulator 1B switch node connection 10 SW1BIN I 4.8 V Analog Input to SW1B regulator. Bypass with at least a 4.7 μF ceramic capacitor and a 0.1 μF decoupling capacitor as close to the pin as possible. 11 SW1CLX O 4.8 V Analog Regulator 1C switch node connection 12 SW1CIN I 4.8 V Analog Input to SW1C regulator. Bypass with at least a 4.7 μF ceramic capacitor and a 0.1 μF decoupling capacitor as close to the pin as possible. 13 SW1CFB I 3.6V Analog Output voltage feedback for SW1C. Route this trace separately from the high current path and terminate at the output capacitance. 14 SW1VSSSNS GND - GND Ground reference for regulators SW1ABC. It is connected externally to GNDREF through a board ground plane. 15 GNDREF1 GND - GND Ground reference for regulators SW2 and SW4. It is connected externally to GNDREF, via board ground plane. 16 VGEN1 O 2.5 V Analog VGEN1 regulator output, Bypass with a 2.2 μF ceramic output capacitor. 17 VIN1 I 3.6 V Analog VGEN1, 2 input supply. Bypass with a 1.0 μF decoupling capacitor as close to the pin as possible. 18 VGEN2 O 2.5 V Analog VGEN2 regulator output, Bypass with a 4.7 μF ceramic output capacitor. 19 SW4FB I 3.6 V Analog Output voltage feedback for SW4. Route this trace separately from the high current path and terminate at the output capacitance. 20 SW4IN I 4.8 V Analog Input to SW4 regulator. Bypass with at least a 4.7 μF ceramic capacitor and a 0.1 μF decoupling capacitor as close to the pin as possible. 21 SW4LX O 4.8 V Analog Regulator 4 switch node connection 22 SW2LX O 4.8 V Analog Regulator 2 switch node connection |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |