数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

SPC56AP54X 数据表(PDF) 73 Page - STMicroelectronics

部件名 SPC56AP54X
功能描述  32-bit Power Architecture® based MCU with 1088 KB Flash memory and 80 KB RAM for automotive chassis and safety applications
PDF  104 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

SPC56AP54X 数据表(HTML) 73 Page - STMicroelectronics

Back Button SPC56AP54X Datasheet HTML 69Page - STMicroelectronics SPC56AP54X Datasheet HTML 70Page - STMicroelectronics SPC56AP54X Datasheet HTML 71Page - STMicroelectronics SPC56AP54X Datasheet HTML 72Page - STMicroelectronics SPC56AP54X Datasheet HTML 73Page - STMicroelectronics SPC56AP54X Datasheet HTML 74Page - STMicroelectronics SPC56AP54X Datasheet HTML 75Page - STMicroelectronics SPC56AP54X Datasheet HTML 76Page - STMicroelectronics SPC56AP54X Datasheet HTML 77Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 73 / 104 page
background image
SPC56xP54x, SPC56xP60x
Electrical characteristics
Doc ID 18340 Rev 3
73/104
3.13
FMPLL electrical characteristics
Table 29.
Input clock characteristics
Symbol
Parameter
Min
Typ
Max
Unit
fOSC
SR
Oscillator frequency
4
40
MHz
fCLK
SR
Frequency in bypass
64
MHz
trCLK
SR
Rise/fall time in bypass
1
ns
tDC
SR
Duty cycle
47.5
50
52.5
%
Table 30.
PLLMRFM electrical specifications
(VDDPLL = 1.08 V to 1.32 V, VSS = VSSPLL = 0 V, TA = TL to TH)
Symbol
Parameter
Conditions
Value
Unit
min
max
fref_crystal
fref_ext
D
PLL reference frequency range(1)
Crystal reference
4
40
MHz
fpll_in
D
Phase detector input frequency range
(after pre-divider)
—4
16
MHz
fFMPLLOUT
D
Clock frequency range in normal mode
4
120
MHz
fFREE
P
Free running frequency
Measured using
clock division —
typically /16
20
150
MHz
fsys
D
On-chip PLL frequency
16
64
MHz
tCYC
D
System clock period
1 / fsys
ns
fLORL
fLORH
D
Loss of reference frequency window(2)
Lower limit
1.6
3.7
MHz
Upper limit
24
56
fSCM
D
Self-clocked mode frequency(3),(4)
—20
150
MHz
CJITTER
T
CLKOUT
period
jitter(5),(6),(7),(8)
Short-term jitter(9)
fSYS maximum
–4
4
% fCLKOUT
Long-term jitter (avg.
over 2 ms interval)
fPLLIN = 16 MHz
(resonator)
,
fPLLCLK at 64 MHz,
4000 cycles
—10
ns
tlpll
DPLL lock time (10), (11)
——
200
µs
tdc
D
Duty cycle of reference
—40
60
%
fLCK
D
Frequency LOCK range
–6
6
% fsys
fUL
D
Frequency un-LOCK range
–18
18
% fsys
fCS
fDS
D
Modulation Depth
Center spread
±0.25
±4.0(12)
%fsys
Down Spread
–0.5
–8.0
fMOD
D
Modulation frequency(13)
——
70
kHz
1.
Considering operation with PLL not bypassed.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com