SPC56AP54X datasheet(14/104 Pages) STMICROELECTRONICS

14 / 104 page

Introduction

SPC56xP54x, SPC56xP60x

14/104

Doc ID 18340 Rev 3

The crossbar provides the following features:

●

6 master ports:

–

2 e200z0 core complex Instruction ports

–

2 e200z0 core complex Load/Store Data ports

–eDMA

–FlexRay

●

6 slave ports:

–

2 Flash memory (code flash and data flash)

–

2 SRAM (48 KB + 32 KB)

–

2 PBRIDGE

●

32-bit internal address, 32-bit internal data paths

●

Fixed Priority Arbitration based on Port Master

●

Temporary dynamic priority elevation of masters

1.5.3

Enhanced direct memory access (eDMA)

The enhanced direct memory access (eDMA) controller is a second-generation module

capable of performing complex data movements via 16 programmable channels, with

minimal intervention from the host processor. The hardware micro architecture includes a

DMA engine which performs source and destination address calculations, and the actual

data movement operations, along with an SRAM-based memory containing the transfer

control descriptors (TCD) for the channels. This implementation is utilized to minimize the

overall block size.

The eDMA module provides the following features:

●

16 channels support independent 8, 16 or 32-bit single value or block transfers

●

Supports variable sized queues and circular queues

●

Source and destination address registers are independently configured to post-

increment or remain constant

●

Each transfer is initiated by a peripheral, CPU, or eDMA channel request

●

Each eDMA channel can optionally send an interrupt request to the CPU on completion

of a single value or block transfer

●

DMA transfers possible between system memories, DSPIs, ADC, eTimer and CTU

●

Programmable DMA Channel Multiplexer for assignment of any DMA source to any

available DMA channel with up to 30 potential request sources

●

eDMA abort operation through software

1.5.4

On-chip flash memory with ECC

The SPC56xP54/60 provides up to 1024 KB of programmable, non-volatile, flash memory.

The non-volatile memory (NVM) can be used for instruction and/or data storage. The flash

memory module interfaces the system bus to a dedicated flash memory array controller. It

supports a 32-bit data bus width at the system bus port, and a 128-bit read data interface to

flash memory. The module contains a four-entry, 4x128-bit prefetch buffers. Prefetch buffer

hits allow no-wait responses. Normal flash memory array accesses are registered and are

forwarded to the system bus on the following cycle, incurring 2 wait states.

SPC56AP54X 数据表(PDF) 14 Page - STMicroelectronics

SPC56AP54X 数据表(HTML) 14 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载