数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

M24LR04E-R 数据表(PDF) 32 Page - STMicroelectronics

部件名 M24LR04E-R
功能描述  4-Kbit EEPROM with password protection, dual interface & energy harvesting: 400 kHz I²C bus & ISO 15693 RF protocol at 13.56 MHz
PDF  142 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

M24LR04E-R 数据表(HTML) 32 Page - STMicroelectronics

Back Button M24LR04E-R Datasheet HTML 28Page - STMicroelectronics M24LR04E-R Datasheet HTML 29Page - STMicroelectronics M24LR04E-R Datasheet HTML 30Page - STMicroelectronics M24LR04E-R Datasheet HTML 31Page - STMicroelectronics M24LR04E-R Datasheet HTML 32Page - STMicroelectronics M24LR04E-R Datasheet HTML 33Page - STMicroelectronics M24LR04E-R Datasheet HTML 34Page - STMicroelectronics M24LR04E-R Datasheet HTML 35Page - STMicroelectronics M24LR04E-R Datasheet HTML 36Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 32 / 142 page
background image
I2C device operation
M24LR04E-R
32/142
Doc ID 022208 Rev 5
5.5.1
I²C timeout on Start condition
I²C communication with the M24LR04E-R starts with a valid Start condition, followed by a
device select code.
If the delay between the Start condition and the following rising edge of the Serial Clock
(SCL) that samples the most significant of the Device Select exceeds the tSTART_OUT time
(see Table 122), the I²C logic block is reset and further incoming data transfer is ignored
until the next valid Start Condition.
Figure 7.
I²C timeout on Start condition
5.5.2
I²C timeout on clock period
During data transfer on the I²C bus, the serial clock high pulse width High (tCHCL) or serial
clock pulse width Low (tCLCH) exceeds the maximum value specified in Table 122, the I²C
logic block is reset and any further incoming data transfer is ignored until the next valid Start
condition.
5.6
Memory addressing
To start communication between the bus master and the slave device, the bus master must
initiate a Start condition. Following this, the bus master sends the device select code, shown
in Table 2 (on Serial Data (SDA), most significant bit first).
Only one memory device can be connected on a single I²C bus. In M24LR04E-R, E1 and E0
are internally set to 1.
The eighth bit is the Read/Write bit (RW). It is set to 1 for Read and to 0 for Write operations.
If a match occurs on the device select code, the corresponding device gives an
acknowledgment on serial data (SDA) during the ninth bit time. If the device does not match
the device select code, it deselects itself from the bus, and goes into Standby mode.
Table 18.
Operating modes
Mode
RW bit
Bytes
Initial sequence
Current address read
1
1
Start, device select, RW = 1
Random address read
0
1
Start, device select, RW = 0, address
1
reStart, device select, RW = 1
Sequential read
1
≥ 1
Similar to current or random address read



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com