| 数据搜索系统,热门电子元器件搜索 |
|
AD9854/PCB 数据表(PDF) 18 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD9854/PCB 数据表(HTML) 18 Page - Analog Devices |
|
18 / 44 page ![]() AD9854 –18– REV. 0 F1 F2 0 MODE TW1 TW2 FSK DATA (PIN 29) 001 (FSK NO RAMP) F1 F2 000 (DEFAULT) 0 0 Figure 36. Traditional FSK Mode F1 F2 0 MODE TW1 TW2 FSK DATA (PIN 29) 010 (RAMPED FSK) F1 F2 000 (DEFAULT) 0 0 Figure 37. Ramped FSK Mode Where N is the phase accumulator resolution (48 bits in this instance), frequency is expressed in Hertz, and the FTW, Fre- quency Tuning Word, is a decimal number. Once a decimal number has been calculated, it must be rounded to an integer and then converted to binary format—a series of 48 binary- weighted 1s or 0s. The fundamental sine wave DAC output frequency range is from dc to 1/2 SYSCLK. Changes in frequency are phase continuous—that is, the new frequency uses the last phase of the old frequency as the reference point to compute the first new frequency phase. The I and Q DACs of the AD9854 are always 90 degrees out- of-phase. The 14-bit phase registers (discussed elsewhere in this data sheet) do not independently adjust the phase of each DAC output. Instead, both DAC’s are affected equally by a change in phase offset. The single-tone mode allows the user to control the following signal qualities: • Output Frequency to 48-Bit Accuracy • Output Amplitude to 12-Bit Accuracy – Fixed, User-Defined, Amplitude Control – Variable, Programmable Amplitude Control – Automatic, Programmable, Single-Pin-Controlled, “Shaped On/Off Keying” • Output Phase to 14-Bit Accuracy Furthermore, all of these qualities can be changed or modulated via the 8-bit parallel programming port at a 100 MHz parallel-byte rate, or at a 10 MHz serial rate. Incorporating this attribute will permit FM, AM, PM, FSK, PSK, ASK operation in the single- tone mode. Unramped FSK (Mode 001) When selected, the output frequency of the DDS is a function of the values loaded into Frequency Tuning Word registers 1 and 2 and the logic level of Pin 29 (FSK/BPSK/HOLD). A logic low on Pin 29 chooses F1 (frequency tuning word 1, parallel address 4–9 hex) and a logic high chooses F2 (frequency tuning word 2, parallel register address A–F hex). Changes in frequency are phase-continuous and practically instantaneous. (Please refer to pipeline delays in specification table.) Other than F2 and Pin 29 becoming active, this mode is identical to single-tone. The unramped FSK mode, Figure 36, is representative of traditional FSK, RTTY (Radio Teletype) or TTY (Teletype) transmission of digital data. Frequency transitions occur nearly instantaneously from F1 to F2. This simple method works extremely well and is the most reliable form of digital communica- tion, but it is also wasteful of RF spectrum. See the following Ramped FSK section for an alternative FSK method that conserves bandwidth. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |