数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

CDCM7005 数据表(PDF) 21 Page - Texas Instruments

部件名 CDCM7005
功能描述  3.3-V HIGH PERFORMANCE CLOCK SYNCHRONIZER AND JITTER CLEANER
PDF  45 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI [Texas Instruments]
网页  http://www.ti.com
标志 TI - Texas Instruments

CDCM7005 数据表(HTML) 21 Page - Texas Instruments

Back Button CDCM7005_13 Datasheet HTML 17Page - Texas Instruments CDCM7005_13 Datasheet HTML 18Page - Texas Instruments CDCM7005_13 Datasheet HTML 19Page - Texas Instruments CDCM7005_13 Datasheet HTML 20Page - Texas Instruments CDCM7005_13 Datasheet HTML 21Page - Texas Instruments CDCM7005_13 Datasheet HTML 22Page - Texas Instruments CDCM7005_13 Datasheet HTML 23Page - Texas Instruments CDCM7005_13 Datasheet HTML 24Page - Texas Instruments CDCM7005_13 Datasheet HTML 25Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 45 page
background image
CDCM7005
www.ti.com
SCAS793E – JUNE 2005 – REVISED FEBRUARY 2013
Word 3
PIN AFFECTED
BIT
POWER UP
BIT
DESCRIPTION/FUNCTION
NAME
CONDITION
BGA
QFN
0
Register selection
1
1
Register selection
1
2
LOCKW 0
Lock Window
Lock-detect window Bit 0
1
A8
25
3
LOCKW 1
Lock-detect window Bit 1
0
A8
25
4
LOCKC0
Lock Cycles
Number of coherent lock events Bit 0
0
A8
25
5
LOCKC1
Number of coherent lock events Bit 1
1
A8
25
Frequency offset mode only for out-of-lock detection
6
FOFF
Frequency Offset
0
A8
25
on [1] or off [0](1)
7
RES
RESERVED
0
RES
RES
8
RES
RESERVED
0
RES
RES
9
HOLDF
HOLD Function
Enables the frequency hold-over function on [1], off [0]
0
10
RESERVED
0
RES
RES
HOLD function always activated [1];(2)
Triggered by analog PLL lock detect outputs [0] (if
HOLD Trigger
11
HOLDTR
analog PLL Lock signal is set then HOLD is activated;
0
Condition
if analog PLL lock signal is reset then HOLD is de-
activated).
12
RES
RESERVED
0
RES
RES
13
RES
RESERVED
0
RES
RES
14
RES
RESERVED
0
RES
RES
15
RES
RESERVED
0
RES
RES
16
GTME
General Test Mode Enable. Test Mode is only
0
enabled if this bit is set to 1.
17
RES
RESERVED
0
RES
RES
18
RES
RESERVED
0
RES
RES
19
RES
RESERVED
0
RES
RES
20
RES
RESERVED
0
RES
RES
21
RES
RESERVED
0
RES
RES
22
RES
RESERVED
0
RES
RES
23
RES
RESERVED
0
RES
RES
24
RES
RESERVED
0
RES
RES
25
RES
RESERVED
0
RES
RES
26
RES
RESERVED
0
RES
RES
27
RES
RESERVED
0
RES
RES
28
PFDFC
PFD Frequency Control. Data provided to the PFD
0
D8
22
are feed through to the corresponding STATUS
pins(3)
29
RES
RESERVED
0
RES
RES
30
RES
RESERVED
0
RES
RES
31
RES
RESERVED
0
RES
RES
(1)
If Frequency offset mode only for out-of-lock detection is on, the selected lock detect window is valid for lock detect. Independent from
this, out of lock is valid if a frequency offset is detected.
(2)
HOLD function always activated is recommended for test purposes only.
(3)
The maximum frequency for the STATUS_VCXO pin is 100 MHz.
Copyright © 2005–2013, Texas Instruments Incorporated
Submit Documentation Feedback
21
Product Folder Links :CDCM7005



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com