3G5A2-RPT01-PE datasheet(26/182 Pages) OMRON

26 / 182 page

3. The operation of Completion Flags for timers has been changed so that the

Completion Flag for a timer turns ON only when the timer instruction is

executed with a PV of 0000 and not when the timer’s PV is refreshed to a PV

value of 0000, as was previously done.

Only the timing of the activation of the Completion Flag has been changed,

and the timer’s PV is still refreshed at the same times (i.e., when the timer

instruction is executed, at the end of user program execution, and every

80 ms if the cycle time exceeds 80 ms).

4. The READ(190) (I/O READ) and WRIT(191) (I/O WRITE) instructions have

been improved so that they can be used for Special I/O Units on Slave

Racks under the following conditions.

a) The lot number of the Remote I/O Master Unit and Remote I/O Slave Unit

must be the same as or latter than the following.

1992

October (Y: November; Z: December)

1st

b) The DIP switch on the Remote I/O Slave Unit must be set to “54MH.”

c) The Special I/O Unit must be one of the following: AD101, CT012,

CT021, CT041, ASC04, IDS01-V1, IDS02, IDS21, IDS22, or LDP01-V1.

(The NC221-E, NC222, CP131, and FZ001 cannot be mounted to Slave

Racks.)

1-9-2 Version-1 CPUs

CV-series CPUs were changed to version 1 from December 1993. The new

model numbers are as follows: CVM1-CPU01-EV1, CVM1-CPU11-EV1,

CV500-CPU-EV1, CV1000-CPU-EV1, and CV2000-CPU-EV1. (Of these, all

CVM1 CPUs were changed to version 2 from December 1994; refer to the next

sections for details.)

The following additions and improvements were made to create the version-1

CPUs.

PT Link Function

The host link interface on the CPU can be used to connect directly to Program-

mable Terminals (PTs) to create high-speed data links. To use the PT links, turn

ON pin 3 of the DIP switch on the CPU. Pin 3 must be turned OFF for host link

connections.

EEPROM Writes

With the new CPUs, you can write to EEPROM Memory Cards mounted to the

CPU by using the file write operation from a Peripheral Device. A Memory Card

Writer is no longer required for this write operation. Writing is possible in PRO-

GRAM mode only.

New Command

A new I/O REGISTER command (QQ) has been added so that words from differ-

ent data areas can be read at the same time.

Faster Host Links

The communications response time for the built-in host link interface on the CPU

has been improved by a factor of approximately 1.2.

Faster Searches

The search speed from Peripheral Devices for instructions and operands has

been nearly doubled.

1-9-3 Version-2 CVM1 PCs

CVM1 CPUs were changed to version 2 and a new CPU was added from De-

cember 1994. The new model numbers are as follows: CVM1-CPU01-EV2,

CVM1-CPU11-EV2, and CVM1-CPU21-EV2.

Improved Specifications

Section 1-9

3G5A2-RPT01-PE 数据表(PDF) 26 Page - Omron Electronics LLC

3G5A2-RPT01-PE 数据表(HTML) 26 Page - Omron Electronics LLC

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载