AD822 datasheet(61/88 Pages) AD

61 / 88 page

ADuC841/ADuC842/ADuC843

Rev. 0 | Page 61 of 88

TCON

Timer/Counter 0 and 1

Control Register

SFR Address

88H

Power-On Default

00H

Bit Addressable

Yes

Table 29. TCON SFR Bit Designations

Bit No.

Name

Description

TF1

Timer 1 Overflow Flag.

Set by hardware on a Timer/Counter 1 overflow.

Cleared by hardware when the program counter (PC) vectors to the interrupt service routine.

TR1

Timer 1 Run Control Bit.

Set by the user to turn on Timer/Counter 1.

Cleared by the user to turn off Timer/Counter 1.

TF0

Timer 0 Overflow Flag.

Set by hardware on a Timer/Counter 0 overflow.

Cleared by hardware when the PC vectors to the interrupt service routine.

TR0

Timer 0 Run Control Bit.

Set by the user to turn on Timer/Counter 0.

Cleared by the user to turn off Timer/Counter 0.

IE11

External Interrupt 1 (INT1) Flag.

Set by hardware by a falling edge or by a zero level being applied to the external interrupt pin, INT1, depending on

the state of Bit IT1.

Cleared by hardware when the PC vectors to the interrupt service routine only if the interrupt was transition-

activated. If level-activated, the external requesting source controls the request flag, rather than the on-chip

hardware.

IT11

External Interrupt 1 (IE1) Trigger Type.

Set by software to specify edge-sensitive detection, i.e., 1-to-0 transition.

Cleared by software to specify level-sensitive detection, i.e., zero level.

IE01

External Interrupt 0 (INT0) Flag.

Set by hardware by a falling edge or by a zero level being applied to external interrupt pin INT0, depending on the

state of Bit IT0.

Cleared by hardware when the PC vectors to the interrupt service routine only if the interrupt was transition-

activated. If level-activated, the external requesting source controls the request flag, rather than the on-chip

hardware.

IT01

External Interrupt 0 (IE0) Trigger Type.

Set by software to specify edge-sensitive detection, i.e.,1-to-0 transition.

Cleared by software to specify level-sensitive detection, i.e., zero level.

1These bits are not used in the control of Timer/Counter 0 and 1, but are used instead in the control and monitoring of the external INT0 and INT1 interrupt pins.

Timer/Counter 0 and 1 Data Registers

Each timer consists of two 8-bit registers. These can be used as

independent registers or combined into a single 16-bit register

depending on the timer mode configuration.

TH0 and TL0

Timer 0 high byte and low byte.

SFR Address = 8CH 8AH, respectively.

TH1 and TL1

Timer 1 high byte and low byte.

SFR Address = 8DH, 8BH, respectively.

AD822 数据表(PDF) 61 Page - Analog Devices

AD822 数据表(HTML) 61 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88

数据表下载