AD822 datasheet(25/88 Pages) AD

25 / 88 page

ADuC841/ADuC842/ADuC843

Rev. 0 | Page 25 of 88

ADCCON2—(ADC Control SFR 2)

The ADCCON2 register controls ADC channel selection and

conversion modes as detailed below.

SFR Address

D8H

SFR Power-On Default

00H

Bit Addressable

Yes

Table 8. ADCCON2 SFR Bit Designations

Bit No.

Name

Description

ADCI

ADC Interrupt Bit.

Set by hardware at the end of a single ADC conversion cycle or at the end of a DMA block conversion.

Cleared by hardware when the PC vectors to the ADC interrupt service routine. Otherwise, the ADCI bit is cleared

by user code.

DMA

DMA Mode Enable Bit.

Set by the user to enable a preconfigured ADC DMA mode operation. A more detailed description of this mode is

given in the ADC DMA Mode section. The DMA bit is automatically set to 0 at the end of a DMA cycle. Setting this

bit causes the ALE output to cease; it will start again when DMA is started and will operate correctly after DMA is

complete.

CCONV

Continuous Conversion Bit.

Set by the user to initiate the ADC into a continuous mode of conversion. In this mode, the ADC starts converting

based on the timing and channel configuration already set up in the ADCCON SFRs; the ADC automatically starts

another conversion once a previous conversion has completed.

SCONV

Single Conversion Bit.

Set to initiate a single conversion cycle. The SCONV bit is automatically reset to 0 on completion of the single

conversion cycle.

CS3

CS2

CS1

CS0

Channel Selection Bits.

Allow the user to program the ADC channel selection under software control. When a conversion is initiated, the

converted channel is the one pointed to by these channel selection bits. In DMA mode, the channel selection is

derived from the channel ID written to the external memory.

CS3

CS2

CS1

CS0

CH#

Temp Monitor

DAC0

DAC1

AGND

VREF

DMA STOP

Requires minimum of 1 µs to acquire.

Only use with internal DAC output buffer on.

Place in XRAM location to finish DMA sequence; refer to

the ADC DMA Mode section.

All other combinations reserved.

AD822 数据表(PDF) 25 Page - Analog Devices

AD822 数据表(HTML) 25 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88

数据表下载