数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AD822 数据表(PDF) 67 Page - Analog Devices

部件名 AD822
功能描述  MicroConverter짰 12-Bit ADCs and DACs with Embedded High Speed 62-kB Flash MCU
PDF  88 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

AD822 数据表(HTML) 67 Page - Analog Devices

Back Button AD822 Datasheet HTML 63Page - Analog Devices AD822 Datasheet HTML 64Page - Analog Devices AD822 Datasheet HTML 65Page - Analog Devices AD822 Datasheet HTML 66Page - Analog Devices AD822 Datasheet HTML 67Page - Analog Devices AD822 Datasheet HTML 68Page - Analog Devices AD822 Datasheet HTML 69Page - Analog Devices AD822 Datasheet HTML 70Page - Analog Devices AD822 Datasheet HTML 71Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 67 / 88 page
background image
ADuC841/ADuC842/ADuC843
Rev. 0 | Page 67 of 88
Mode 3: 9-Bit UART with Variable Baud Rate
Mode 3 is selected by setting both SM0 and SM1. In this mode,
the 8051 UART serial port operates in 9-bit mode with a vari-
able baud rate determined by either Timer 1 or Timer 2. The
operation of the 9-bit UART is the same as for Mode 2, but the
baud rate can be varied as for Mode 1.
In all four modes, transmission is initiated by any instruction
that uses SBUF as a destination register. Reception is initiated in
Mode 0 by the condition RI = 0 and REN = 1. Reception is
initiated in the other modes by the incoming start bit if REN = 1.
UART Serial Port Baud Rate Generation
Mode 0 Baud Rate Generation
The baud rate in Mode 0 is fixed.
Mode 0 Baud Rate = (Core Clock Frequency/12)
Mode 2 Baud Rate Generation
The baud rate in Mode 2 depends on the value of the SMOD bit
in the PCON SFR. If SMOD = 0, the baud rate is 1/32 of the
core clock. If SMOD = 1, the baud rate is 1/16 of the core clock:
Mode 2 Baud Rate = (2SMOD/32 × [Core Clock Frequency])
Modes 1 and 3 Baud Rate Generation
The baud rates in Modes 1 and 3 are determined by the over-
flow rate in Timer 1 or Timer 2, or in both (one for transmit
and the other for receive).
Timer 1 Generated Baud Rates
When Timer 1 is used as the baud rate generator, the baud rates
in Modes 1 and 3 are determined by the Timer 1 overflow rate
and the value of SMOD as follows:
Modes 1 and 3 Baud Rate = (2SMOD/32 × (Timer 1 Overflow Rate)
The Timer 1 interrupt should be disabled in this application.
The timer itself can be configured for either timer or counter
operation, and in any of its three running modes. In the most
typical application, it is configured for timer operation in the
autoreload mode (high nibble of TMOD = 0010 binary). In that
case, the baud rate is given by the formula
Modes 1 and 3 Baud Rate =
(2SMOD/32) × (Core Clock/ [256 − TH1])
Timer 2 Generated Baud Rates
Baud rates can also be generated using Timer 2. Using Timer 2
is similar to using Timer 1 in that the timer must overflow 16
times before a bit is transmitted/received. Because Timer 2 has a
16-bit autoreload mode, a wider range of baud rates is possible
using Timer 2.
Modes 1 and 2 Baud Rate = (1/16) × (Timer 2 Overflow Rate)
Therefore, when Timer 2 is used to generate baud rates, the
timer increments every two clock cycles rather than every core
machine cycle as before. Thus, it increments six times faster
than Timer 1, and therefore baud rates six times faster are possi-
ble. Because Timer 2 has 16-bit autoreload capability, very low
baud rates are still possible.
Timer 2 is selected as the baud rate generator by setting the
TCLK and/or RCLK in T2CON. The baud rates for transmit
and receive can be simultaneously different. Setting RCLK and/
or TCLK puts Timer 2 into its baud rate generator mode as
shown in Figure 73.
In this case, the baud rate is given by the formula
Modes 1 and 3 Baud Rate =
(Core Clock)/(16 × [65536 − (RCAP 2H, RCAP 2L)])
CORE
CLK*
T2
PIN
TR2
CONTROL
TL2
(8 BITS)
TH2
(8 BITS)
RELOAD
EXEN2
CONTROL
T2EX
PIN
TRANSITION
DETECTOR
EXF 2
TIMER 2
INTERRUPT
NOTE: AVAILABILITY OF ADDITIONAL
EXTERNAL INTERRUPT
RCAP2L
RCAP2H
TIMER 2
OVERFLOW
2
16
16
RCLK
TCLK
RX
CLOCK
TX
CLOCK
0
0
1
1
1
0
SMOD
TIMER 1
OVERFLOW
C/ T2 = 0
C/ T2 = 1
*CORE CLK IS DEFINED BY THE CD BITS IN PLLCON
Figure 73. Timer 2, UART Baud Rates



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com