ST802RT1AFR datasheet(6/58 Pages) STMICROELECTRONICS

6 / 58 page

Features

ST802RT1A, ST802RT1B

6/58

Doc ID 17049 Rev 1

Features

1.1

Physical layer

●

The ST802RT1x integrates the entire physical layer functions of 100Base-TX, 10Base-

T and 100Base-FX (B version only)

●

Optimized deterministic latency for real-time Ethernet operation

●

Provides full-duplex operation in both 100 Mbps and 10 Mbps modes

●

Provides auto-negotiation (NWAY) function of full/half-duplex operation for both 10 and

100 Mbps

●

Provides MLT-3 transceiver with DC restoration for base-line wander compensation

●

Provides transmit wave-shaper, receive filters, and adaptive equalizer

●

Provides loop-back modes for diagnostics

●

Built-in stream cipher scrambler/ de-scrambler and 4B/5B encoder/decoder

●

Supports external transformer with a turn ratio of 1.414:1

1.2

LED display

The ST802RT1x supports three configurable light emitting diode (LED) pins. The three

supported LED configurations are: link, speed, activity and collision. Functions are

multiplexed among the LEDs according to the LED mode selected through bit 9 of the

Auxiliary mode 2 register (RN1B[9]). Since these LED pins are also used as strap options,

the polarity of the LED is dependent on whether the pin is pulled up or down.

See Table 26 and paragraph 7.11 for more details of LED mode selection.

1.3

Package

●

48-pin LQFP (7 x 7 mm.).

ST802RT1AFR 数据表(PDF) 6 Page - STMicroelectronics

ST802RT1AFR 数据表(HTML) 6 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58

数据表下载