ST802RT1AFR datasheet(13/58 Pages) STMICROELECTRONICS

13 / 58 page

ST802RT1A, ST802RT1B

Pin description

Doc ID 17049 Rev 1

13/58

Table 4.

Pin functions of the ST802RT1x

Pin n°

Name

Type

Function

Data interface

TXD0

TXD1

TXD2

TXD3

Transmit data. The media access controller (MAC) drives data to the

ST802RT1x using these inputs.

txd0 = MII/RMII tx data

txd1 = MII/RMII tx data

txd2/txd3 = MII tx data

7SCLK

RMII clock (50 Mhz)

TX_EN

I, PD

MII transmit enable. The MAC asserts this signal when it drives valid data on

the txd inputs.

TX_CLK

O, PD

MII transmit clock. Normally the ST802RT1x drives tx_clk.

25 MHz for 100 Mbps operation

2.5 MHz for 10 Mbps operation

RXER

Receive error. The ST802RT1x asserts this output when it receives invalid

symbols from the network.

RXD3

RXD2

RXD1

RXD0

O, PD

Receive data. The ST802RT1x drives received data on these outputs.

rxd0 = MII/RMII rx data

rxd1 = MII/RMII rx data

rxd2/rxd3 = MII rx data

RXDV /

CRSDV

O, PD

Receive data valid. (MII = RXDV, RMII = CRSDV). The ST802RT1x asserts

this signal when it drives valid data on rxd.

RX_CLK

MII receive clock. This continuous clock provides reference for rxd, rx_dv, and

rx_er signals.

25 MHz for 100 Mbps operation.

2.5 MHz for 10 Mbps operation.

COL

MII collision detection. The ST802RT1x asserts this output when detecting a

collision. This output remains high for the duration of the collision. This signal is

asynchronous and inactive during full-duplex operation.

CRS

MII carrier sense. During half-duplex operation (RN00[8]=0), the ST802RT1x

asserts this output when either transmit or receive medium is non idle. During

full-duplex operation (RN00[8]=1), crs is asserted only when the receive

medium is non-idle.

MII control interface

MDC

Management data clock. Clock for the MDIO serial data channel. One MDC

transition is also required to complete a device reset.

Maximum frequency is 2.5 MHz.

MDIO

I/O, PU

Management data input/output. Bi-directional serial data channel for PHY

communication.

MDINT

Management data interrupt.

Physical (twisted pair) interface

Xtal in (25 Mhz). 25 MHz reference clock input. When an external 25 MHz

crystal is used, this pin must be connected to one of its terminals. If an external

25 MHz oscillator clock source is used, then this pin will be its input pin.

ST802RT1AFR 数据表(PDF) 13 Page - STMicroelectronics

ST802RT1AFR 数据表(HTML) 13 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58

数据表下载

链接网址

ST802RT1AFR 数据表(PDF) 13 Page - STMicroelectronics

ST802RT1AFR 数据表(HTML) 13 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58

数据表 下载

链接网址

数据表下载