数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

ST802RT1AFR 数据表(PDF) 50 Page - STMicroelectronics

部件名 ST802RT1AFR
功能描述  10/100 real-time Ethernet 3.3 V transceiver
PDF  58 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

ST802RT1AFR 数据表(HTML) 50 Page - STMicroelectronics

Back Button ST802RT1AFR Datasheet HTML 46Page - STMicroelectronics ST802RT1AFR Datasheet HTML 47Page - STMicroelectronics ST802RT1AFR Datasheet HTML 48Page - STMicroelectronics ST802RT1AFR Datasheet HTML 49Page - STMicroelectronics ST802RT1AFR Datasheet HTML 50Page - STMicroelectronics ST802RT1AFR Datasheet HTML 51Page - STMicroelectronics ST802RT1AFR Datasheet HTML 52Page - STMicroelectronics ST802RT1AFR Datasheet HTML 53Page - STMicroelectronics ST802RT1AFR Datasheet HTML 54Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 50 / 58 page
background image
Electrical specifications and timings
ST802RT1A, ST802RT1B
50/58
Doc ID 17049 Rev 1
Symbol
Parameter
Test conditions
Min.
Typ.
Max.
Unit
XTAL conditions
tX1d
X1 duty cycle
45
50
55
%
tX1f
X1 frequency
25/50/125
MHz
tX1t
X1 tolerance
50
ppm
tX1CL
X1 load capacitance
18
pF
10Base-T normal link pulse (NLP)
Tnps
NLP start after reset
10 Mbps
16
ms
Tnpw
NLP width
10 Mbps
100
ns
Tnpc
NLP period
10 Mbps
8
24
ms
Fast link pulse (FLP) AC timing specification
Number of pulses in one burst
17
33
Tflpw
FLP width
100,00
ns
Tflcpp
Clock pulse to clock pulse period
111
125
139
µs
Tflcpd
Clock pulse to data pulse period
55,5
62,5
69,5
µs
Tflbw
Burst width
2
ms
Tflbp
FLP burst period
8
16
24
ms
Trlat
Receive latency - RXDV asserted
after valid data on RXP/RXN
MII- 100 Mb/s
160
ns
Ttlat
Transmit latency - data on TXP/TXN
after TXEN asserted
MII- 100 Mb/s
130
ns
MII Management Interface AC timing specification
Tmihl
MDC clock high & low time
160
ns
Tmip
MDC clock period
400
ns
Tmis
MDIO setup time
STA sources MDIO
10
ns
Tmih
MDIO hold time
STA sources MDIO
10
ns
Tmidco
MDIO clock to output delay
PHY sources MDIO
0
300
ns
Table 35.
General DC specification (continued)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com