数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

PIC24FJ64GA 数据表(PDF) 15 Page - Microchip Technology

部件名 PIC24FJ64GA
功能描述  PIC24FJXXXGA0XX Flash Programming Specification
PDF  52 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  MICROCHIP [Microchip Technology]
网页  http://www.microchip.com
标志 MICROCHIP - Microchip Technology

PIC24FJ64GA 数据表(HTML) 15 Page - Microchip Technology

Back Button PIC24FJ64GA Datasheet HTML 11Page - Microchip Technology PIC24FJ64GA Datasheet HTML 12Page - Microchip Technology PIC24FJ64GA Datasheet HTML 13Page - Microchip Technology PIC24FJ64GA Datasheet HTML 14Page - Microchip Technology PIC24FJ64GA Datasheet HTML 15Page - Microchip Technology PIC24FJ64GA Datasheet HTML 16Page - Microchip Technology PIC24FJ64GA Datasheet HTML 17Page - Microchip Technology PIC24FJ64GA Datasheet HTML 18Page - Microchip Technology PIC24FJ64GA Datasheet HTML 19Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 15 / 52 page
background image
© 2008 Microchip Technology Inc.
DS39768D-page 15
PIC24FJXXXGA0XX
3.3
Entering ICSP Mode
As shown in Figure 3-4, entering ICSP Program/Verify
mode requires three steps:
1.
MCLR is briefly driven high, then low.
2.
A 32-bit key sequence is clocked into PGDx.
3.
MCLR is then driven high within a specified
period of time and held.
The programming voltage applied to MCLR is VIH,
which
is
essentially
VDD
in
the
case
of
PIC24FJXXXGA0XX devices. There is no minimum
time requirement for holding at VIH. After VIH is
removed, an interval of at least P18 must elapse before
presenting the key sequence on PGDx.
The key sequence is a specific 32-bit pattern:
‘0100 1101 0100 0011 0100 1000 0101 0001’
(more easily remembered as 4D434851h in hexa-
decimal). The device will enter Program/Verify mode only
if the sequence is valid. The Most Significant bit (MSb) of
the most significant nibble must be shifted in first.
Once the key sequence is complete, VIH must be
applied to MCLR and held at that level for as long as
Program/Verify mode is to be maintained. An interval of
at least time, P19 and P7, must elapse before present-
ing data on PGDx. Signals appearing on PGCx before
P7 has elapsed will not be interpreted as valid.
On successful entry, the program memory can be
accessed and programmed in serial fashion. While in
ICSP mode, all unused I/Os are placed in the
high-impedance state.
FIGURE 3-4:
ENTERING ICSP™ MODE
MCLR
PGDx
PGCx
VDD
P6
P14
b31
b30
b29
b28
b27
b2
b1
b0
b3
...
Program/Verify Entry Code = 4D434851h
P1A
P1B
P18
P19
010
0
0
0
P7
VIH
VIH
1
0
1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com