PSD813F2 datasheet(21/128 Pages) STMICROELECTRONICS

21 / 128 page

PSD8XXFX

PSD architectural overview

Doc ID 7833 Rev 7

21/128

3.4

I/O ports

The PSD has 27 individually configurable I/O pins distributed over the four ports (Port A, B,

C, and D). Each I/O pin can be individually configured for different functions. ports can be

configured as standard MCU I/O ports, PLD I/O, or latched address outputs for MCUs using

multiplexed address/data buses.

The JTAG pins can be enabled on port C for in-system programming (ISP).

Ports A and B can also be configured as a data port for a non-multiplexed bus.

3.5

MCU bus interface

PSD interfaces easily with most 8-bit MCUs that have either multiplexed or non-multiplexed

address/data buses. The device is configured to respond to the MCU control signals, which

are also used as inputs to the PLDs. For examples, please see Section 15.4: MCU bus

interface examples.

3.6

JTAG port

In-system programming (ISP) can be performed through the JTAG signals on port C. This

serial interface allows complete programming of the entire PSD device. A blank device can

be completely programmed. The JTAG signals (TMS, TCK, TSTAT, TERR, TDI, TDO) can

be multiplexed with other functions on port C. Table 5 indicates the JTAG pin assignments.

3.7

In-system programming (ISP)

Using the JTAG signals on port C, the entire PSD device can be programmed or erased

without the use of the MCU. The primary Flash memory can also be programmed in-system

by the MCU executing the programming algorithms out of the secondary memory, or SRAM.

The secondary memory can be programmed the same way by executing out of the primary

Flash memory. The PLD or other PSD configuration blocks can be programmed through the

JTAG port or a device programmer. Table 6 indicates which programming methods can

program different functional blocks of the PSD.

3.8

Power management unit (PMU)

The power management unit (PMU) gives the user control of the power consumption on

selected functional blocks based on system requirements. The PMU includes an Automatic

Power-down (APD) Unit that turns off device functions during MCU inactivity. The APD unit

has a Power-down mode that helps reduce power consumption.

Table 4.

PLD I/O

Name

Inputs

Outputs

Product terms

Decode PLD (DPLD)

Complex PLD (CPLD)

140

Obsolete

Product(s)

- Obsolete

Product(s)

PSD813F2 数据表(PDF) 21 Page - STMicroelectronics

PSD813F2 数据表(HTML) 21 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载