数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AD9524/PCBZ 数据表(PDF) 9 Page - Analog Devices

部件名 AD9524/PCBZ
功能描述  Jitter Cleaner and Clock Generator with 6 Differential or 13 LVCMOS Outputs
PDF  56 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

AD9524/PCBZ 数据表(HTML) 9 Page - Analog Devices

Back Button AD9524/PCBZ Datasheet HTML 5Page - Analog Devices AD9524/PCBZ Datasheet HTML 6Page - Analog Devices AD9524/PCBZ Datasheet HTML 7Page - Analog Devices AD9524/PCBZ Datasheet HTML 8Page - Analog Devices AD9524/PCBZ Datasheet HTML 9Page - Analog Devices AD9524/PCBZ Datasheet HTML 10Page - Analog Devices AD9524/PCBZ Datasheet HTML 11Page - Analog Devices AD9524/PCBZ Datasheet HTML 12Page - Analog Devices AD9524/PCBZ Datasheet HTML 13Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 56 page
background image
Data Sheet
AD9524
Rev. E | Page 9 of 56
TIMING ALIGNMENT CHARACTERISTICS
Table 10.
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
OUTPUT TIMING SKEW
Delay off on all outputs; maximum deviation
between rising edges of outputs; all outputs are on,
unless otherwise noted.
Between LVPECL, HSTL, and LVDS Outputs
38
234
ps
Between CMOS Outputs
100
300
ps
Single-ended true phase high-Z mode
Adjustable Delay
0
63
Steps
Resolution step; for example, 8 × 0.5/1 GHz
Resolution Step
500
ps
½ period of 1 GHz
Zero Delay
Between Input Clock Edge on REFA or
REFB to ZD_IN Input Clock Edge,
External Zero Delay Mode
150
500
ps
PLL1 settings: PFD = 7.68 MHz, ICP = 63.5 µA, RZERO = 10 kΩ,
antibacklash pulse width is at maximum, BW = 40 Hz,
REFA and ZD_IN are set to differential mode
JITTER AND NOISE CHARACTERISTICS
Table 11.
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
OUTPUT ABSOLUTE RMS TIME JITTER
Application example based on a typical setup
(see Table 3); f = 122.88 MHz
LVPECL Mode, HSTL Mode, LVDS Mode
125
fs
Integrated BW = 200 kHz to 5 MHz
136
fs
Integrated BW = 200 kHz to 10 MHz
169
fs
Integrated BW = 12 kHz to 20 MHz
212
fs
Integrated BW = 10 kHz to 61 MHz
223
fs
Integrated BW = 1 kHz to 61 MHz
PLL2 CHARACTERISTICS
Table 12.
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
VCO (ON CHIP)
Frequency Range
3600
4000
MHz
Gain
45
MHz/V
PLL2 FIGURE OF MERIT (FOM)
−226
dBc/Hz
MAXIMUM PFD FREQUENCY
Antibacklash Pulse Width
Minimum and Low
250
MHz
Maximum and High
125
MHz



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com