AD9524SLASHPCBZ datasheet(14/56 Pages) AD

14 / 56 page

AD9524

Data Sheet

Rev. E | Page 14 of 56

No.

Mnemonic

Type1

Description

This pin has an internal 40 kΩ pull-down resistor in SPI mode but is high impedance in I²C mode.

SDIO/SDA

I/O

Serial Control Port Bidirectional Serial Data In/Data Out for SPI Mode (SDIO) or I²C Mode (SDA).

SDO

Serial Data Output. Use this pin to read data in 4-wire mode (high impedance in 3-wire mode).

There is no internal pull-up/pull-down resistor on this pin.

OUT5

Complementary Clock Output 5. This pin can be configured as one side of a differential

LVPECL/LVDS/HSTL output or as a single-ended CMOS output.

OUT5

Clock Output 5. This pin can be configured as one side of a differential LVPECL/LVDS/HSTL output or as a

single-ended CMOS output.

VDD3_OUT[4:5]

3.3 V Supply for Output 4 and Output 5 Clock Drivers.

OUT4

Complementary Clock Output 4. This pin can be configured as one side of a differential

LVPECL/LVDS/HSTL output or as a single-ended CMOS output.

OUT4

Clock Output 4. This pin can be configured as one side of a differential LVPECL/LVDS/HSTL output or as a

single-ended CMOS output.

VDD1.8_OUT[4:5]

1.8 V Supply for Output 4 and Output 5 Clock Dividers.

REF_TEST

Test Input to PLL1 Phase Detector.

RESET

Digital Input, Active Low. Resets internal logic to default states. This pin has an internal

40 kΩ pull-up resistor.

Chip Power-Down, Active Low. This pin has an internal 40 kΩ pull-up resistor.

EEPROM_SEL

EEPROM Select. Setting this pin high selects the register values stored in the internal EEPROM to

be loaded at reset and/or power-up. Setting this pin low causes the

AD9524 to load the hard-

coded default register values at power-up/reset. This pin has an internal 40 kΩ pull-down resistor.

OUT3

Complementary Clock Output 3. This pin can be configured as one side of a differential

LVPECL/LVDS/HSTL output or as a single-ended CMOS output.

OUT3

Square Wave Clocking Output 3. This pin can be configured as one side of a differential

LVPECL/LVDS/HSTL output or as a single-ended CMOS output.

VDD3_OUT[2:3]

3.3 V Supply Output 2 and Supply Output 3 Clock Drivers.

OUT2

Complementary Clock Output 2. This pin can be configured as one side of a differential

LVPECL/LVDS/HSTL output or as a single-ended CMOS output.

OUT2

Clock Output 2. This pin can be configured as one side of a differential LVPECL/LVDS/HSTL output or as a

single-ended CMOS output.

VDD1.8_OUT[2:3]

1.8 V Supply for Output 2 and Output 3 Clock Dividers.

STATUS1/SP1

I/O

Lock Detect and Other Status Signals (STATUS1)/I2C Address (SP1).

STATUS0/SP0

I/O

Lock Detect and Other Status Signals (STATUS0)/I2C Address (SP0).

OUT1

Complementary Clock Output 1. This pin can be configured as one side of a differential

LVPECL/LVDS/HSTL output or as a single-ended CMOS output.

OUT1

Clock Output 1. This pin can be configured as one side of a differential LVPECL/LVDS/HSTL output or as a

single-ended CMOS output.

VDD3_OUT[0:1]

3.3 V Supply Output 0 and Supply Output 1 Clock Drivers.

OUT0

Complementary Clock Output 0. This pin can be configured as one side of a differential

LVPECL/LVDS/HSTL output or as a single-ended CMOS output.

OUT0

Clock Output 0. This pin can be configured as one side of a differential LVPECL/LVDS/HSTL output or as a

single-ended CMOS output.

VDD1.8_OUT[0:1]

1.8 V Supply for Output 0 and Output 1 Clock Dividers.

ZD_IN

External Zero Delay Clock Input. Along with ZD_IN, this pin is the differential input for the PLL

reference. Alternatively, this pin can be programmed as a single-ended 3.3 V CMOS input.

ZD_IN

Complementary External Zero Delay Clock Input. Along with ZD_IN, this pin is the differential input

for the PLL reference. Alternatively, this pin can be programmed as a single-ended 3.3 V CMOS input.

REF_SEL

Reference Input Select. This pin has an internal 40 kΩ pull-down resistor.

PLL1_OUT

Single-Ended CMOS Output from PLL1. This pin has settings for weak and strong in

LDO_PLL1

P/O

1.8 V Internal LDO Regulator Decoupling Pin for PLL1. Connect a 0.47 µF decoupling capacitor

from this pin to ground. Note that, for best performance, the LDO bypass capacitor must be

placed in close proximity to the device.

VDD3_PLL1

3.3 V Supply PLL1. Use the same supply as VCXO.

EP, GND

GND

Exposed Paddle. The exposed paddle is the ground connection on the chip. It must be soldered

to the analog ground of the PCB to ensure proper functionality and heat dissipation, noise, and

mechanical strength benefits.

P = power, I = input, O = output, I/O = input/output, P/O = power/output, GND = ground.

AD9524/PCBZ 数据表(PDF) 14 Page - Analog Devices

AD9524/PCBZ 数据表(HTML) 14 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56

数据表下载

链接网址

AD9524/PCBZ 数据表(PDF) 14 Page - Analog Devices

AD9524/PCBZ 数据表(HTML) 14 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56

数据表 下载

链接网址

数据表下载