AD9524SLASHPCBZ datasheet(24/56 Pages) AD

24 / 56 page

AD9524

Data Sheet

Rev. E | Page 24 of 56

Clock Distribution Synchronization

A block diagram of the clock distribution synchronization

functionality is shown in Figure 27. The synchronization

sequence begins with the primary synchronization signal,

which ultimately results in delivery of a synchronization strobe

to the clock distribution logic.

As indicated, the primary synchronization signal originates

from one of the following sources:



Direct synchronization source via the sync dividers bit (see



Device pin, SYNC (Pin 13)

An automatic synchronization of the divider is initiated the first

time that PLL2 locks after a power-up or reset event. Subsequent

lock/unlock events do not initiate a resynchronization of the

distribution dividers unless they are preceded by a power-down

or reset of the part.

FAN OUT

VCO OUTPUT DIVIDER

SYNC (PIN 13)

SYNC

DIVIDER

DRIVER

OUTx

OUT

SYNC

PHASE

DIVIDE

SYNC DIVIDERS BIT

Figure 27. Clock Output Synchronization Block Diagram

DIVIDE = 2, PHASE = 0

DIVIDE = 2, PHASE = 6

VCO DIVIDER OUTPUT CLOCK

SYNC

CONTROL

6 × 0.5 PERIODS

Figure 28. Clock Output Synchronization Timing Diagram

AD9524/PCBZ 数据表(PDF) 24 Page - Analog Devices

AD9524/PCBZ 数据表(HTML) 24 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56

数据表下载

链接网址

AD9524/PCBZ 数据表(PDF) 24 Page - Analog Devices

AD9524/PCBZ 数据表(HTML) 24 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56

数据表 下载

链接网址

数据表下载