ADMCF341_15 datasheet(19/36 Pages) AD

19 / 36 page

REV. A

ADMC(F)341

–19–

100

TUNED ICONST

DEFAULT ICONST

Figure 14. Timing Capacitor Selection

Analog Front End

The main analog inputs of the ADMC(F)341 (ISENSE1 to

ISENSE3) are connected to the ADC converter through three

front end blocks. Figure 15 shows the block diagram of a single

analog front end.

SHA TIMER

SHA

STATE

MACHINE

OVERCURRENT

COMPARATOR

SHA TIMER

COUNTER

VOLTAGE (THIS IS NOT AVAILABLE EXTERNALLY ON THE ADMC(F)341)

CURRENT

PWMSYNC

CLOCKOUT

MODECTRL REGISTER

CHANNEL SELECTION (ISENSE/V)

ADC CONVERSION

STATUS BIT

(ADC REGISTER)

SHA

–2.5

VxL

(TO ADC)

TRIP

(TO

PWMTRIP FILTER)

TRIP REF HIGH

TRIP REF LOW

Figure 15. Analog Front End Block Diagram

N–1

N+1

N+2

N+3

N+4

N+5

CYCLE

PWMSYNC

SHA TIMER

COUNTER

SHA STATUS

ISENSE INPUT

ADC REGISTER

DATA READY

SAMPLED ON

CYCLE N–2

INVALID

LSB = 1

DATA READY

SAMPLED ON

CYCLE N

INVALID

LSB = 1

DATA READY

SAMPLED ON

CYCLE N+2

DATA READY

SAMPLED ON

CYCLE N+4

TSAMPLE

TRACK

Figure 16. ADC Conversion Sequence of a Current Input

ADMCF341 数据表(PDF) 19 Page - Analog Devices

ADMCF341 数据表(HTML) 19 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36

数据表下载

链接网址

ADMCF341 数据表(PDF) 19 Page - Analog Devices

ADMCF341 数据表(HTML) 19 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36

数据表 下载

链接网址

数据表下载