| 数据搜索系统,热门电子元器件搜索 |
|
ADMCF341 数据表(PDF) 27 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADMCF341 数据表(HTML) 27 Page - Analog Devices |
|
27 / 36 page ![]() REV. A ADMC(F)341 –27– Table XIII. DSP Core Registers Address (hex) Name Bits Function 0x3FFF SYSCNTL [15 . . . 0] System Control Register 0x3FFE MEMWAIT [15 . . . 0] Memory Wait State Control Register 0x3FFD TPERIOD [15 . . . 0] Interval Timer Period Register 0x3FFC TCOUNT [15 . . . 0] Interval Timer Count Register 0x3FFB TSCALE [7 . . . 0] Interval Timer Scale Register 0x3FFA SPORT0_RX_WORDS1 [15 . . . 0] SPORT0 Multichannel Word 1 Receive 0x3FF9 SPORT0_RX_WORDS0 [15 . . . 0] SPORT0 Multichannel Word 0 Receive 0x3FF8 SPORT0_TX_WORDS1 [15 . . . 0] SPORT0 Multichannel Word 1 Transmit 0x3FF7 SPORT0_TX_WORDS0 [15 . . . 0] SPORT0 Multichannel Word 0 Transmit 0x3FF6 SPORT0_CTRL_REG [15 . . . 0] SPORT0 Control Register 0x3FF5 SPORT0_SCLKDIV [15 . . . 0] SPORT0 Clock Divide Register 0x3FF4 SPORT0_RFSDIV [15 . . . 0] SPORT0 Receive Frame Sync Divide 0x3FF3 SPORT0_AUTOBUF_CTRL [15 . . . 0] SPORT0 Autobuffer Control Register 0x3FF2 SPORT1_CTRL_REG [15 . . . 0] SPORT1 Control Register 0x3FF1 SPORT1_SCLKDIV [15 . . . 0] SPORT1 Clock Divide Register 0x3FF0 SPORT1_RFSDIV [15 . . . 0] SPORT1 Receive Frame Sync Divide 0x3FEF SPORT1_AUTOBUF_CTRL [15 ...0] SPORT1 Autobuffer Control Register FLASH MEMORY CONTROL REGISTER 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0x2080 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 0 FLASH MEMORY ADDRESS REGISTER 0 0 0 0 0 0 0 00 0 0 00 0 0 0 0x2081 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 RESERVED ALWAYS READ 0 ADDRESS 11 0 FLASH MEMORY DATA REGISTER LOW (FMDRL) 0 0 0 0 0 0 0 00 0 0 00 0 0 0 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 RESERVED ALWAYS READ 0 0x2083 STATUS 5 0 DATA 7 0 FLASH MEMORY DATA REGISTER HIGH (FMDRH) 0 0 0 0 0 0 0 00 0 0 00 0 0 0 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 0x2082 DATA 23 8 MOST SIGNIFICANT BIT IS ON THE LEFT. FOR EXAMPLE, DATA23 IS BIT 15 OF FMDRH. BOOT MEMORY FLASH CODE Figure 22. Configuration of Flash Memory Registers Default bit values are shown; if no value is shown, the bit field is undefined at reset. Reserved bits are shown on a gray field—these bits should always be written as shown. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |