TAS5731MPHPR datasheet(50/81 Pages) TI1

50 / 81 page

TAS5731M

SLOS838C – JULY 2013 – REVISED AUGUST 2015

www.ti.com

9.6.9 Volume Configuration Register (0x0E)

Bits

Volume slew rate (Used to control volume change and MUTE ramp rates). These bits control the

D2–D0:

number of steps in a volume ramp. Volume steps occur at a rate that depends on the sample rate of

the I2S data as follows

Sample Rate (KHz)

Approximate Ramp Rate

8/16/32

125 µs/step

11.025/22.05/44.1

90.7 µs/step

12/24/48

83.3 µs/step

Table 12. Volume Control Register (0x0E)

FUNCTION

–

Reserved(1)

–

Subchannel (ch4) volume = ch1 volume (2) (1)

–

Subchannel volume = register 0x0A(2)

–

Ch3 volume = ch2 volume(1)

–

Ch3 volume = register 0x0A

–

Volume slew 512 steps (43-ms volume ramp time at 48 kHz)

–

Volume slew 1024 steps (85-ms volume ramp time at 48 kHz) (1)

–

Volume slew 2048 steps (171- ms volume ramp time at 48 kHz)

–

Volume slew 256 steps (21-ms volume ramp time at 48 kHz)

–

Reserved

(1)

Default values are in bold.

(2)

Bits 6:5 can be changed only when volume is in MUTE [master volume = MUTE (register 0x07 = 0xFF)].

9.6.10 Modulation Limit Register (0x10)

The modulation limit is the maximum duty cycle of the PWM output waveform.

Table 13. Modulation Limit Register (0x10)

MODULATION LIMIT

–

99.2%

–

98.4%

–

97.7%(1)

–

96.9%

–

96.1%

–

95.3%

–

94.5%

–

93.8%

–

Reserved

(1)

Default values are in bold.

Submit Documentation Feedback

Product Folder Links: TAS5731M

TAS5731MPHPR 数据表(PDF) 50 Page - Texas Instruments

TAS5731MPHPR 数据表(HTML) 50 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81

数据表下载