数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MEC1322 数据表(PDF) 91 Page - Microchip Technology

部件名 MEC1322
功能描述  Keyboard and Embedded Controller for Notebook PC
PDF  456 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  MICROCHIP [Microchip Technology]
网页  http://www.microchip.com
标志 MICROCHIP - Microchip Technology

MEC1322 数据表(HTML) 91 Page - Microchip Technology

Back Button MEC1322 Datasheet HTML 87Page - Microchip Technology MEC1322 Datasheet HTML 88Page - Microchip Technology MEC1322 Datasheet HTML 89Page - Microchip Technology MEC1322 Datasheet HTML 90Page - Microchip Technology MEC1322 Datasheet HTML 91Page - Microchip Technology MEC1322 Datasheet HTML 92Page - Microchip Technology MEC1322 Datasheet HTML 93Page - Microchip Technology MEC1322 Datasheet HTML 94Page - Microchip Technology MEC1322 Datasheet HTML 95Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 91 / 456 page
background image
 2014 - 2015 Microchip Technology Inc.
DS00001719D-page 91
MEC1322
5.9.3
I/O BASE ADDRESS REGISTERS (BARS)
The LPC Controller has implemented a Base Address Register (BAR) for each Logical Device in the LPC Configuration
space.
• For a description of the Base Address Register format see Section 5.9.3.1, "I/O Base Address Register Format,"
on page 91.
• For a description of the BARs per Logical Device see Table 5-16, “I/O Base Address Registers,” on page 92.
On every LPC bus I/O access the unmasked portion of the programmed LPC Host Address in each of the Base Address
Registers are checked in parallel and if any matches the LPC I/O address the LPC Controller claims the bus cycle.
The format of each BAR is summarized in Section 5.9.3.1, "I/O Base Address Register Format," on page 91.
5.9.3.1
I/O Base Address Register Format
Each LPC accessible logical device has a programmable Base Address Register. The following table defines the
generic format used for all of these registers. See Table 5-16, "I/O Base Address Registers" for a list of all the Logical
Device Base Address registers implemented.
Note 5-10
Offset 60h is the LPC Base Address register. The LPC Base Address register is only reset on
VCC1_RESET. However, bits[31:16] are reloaded on nSIO_RESET with the value in the LPC BAR
Init Register.
Note 5-11
Bits[31:16] LPC Host Address bit field in the LPC Base Address register at offset 60h must be written
LSB then MSB. This particular register has a shadow that lets the Host come in and write to the lower
byte of the 16-bit address, and the resulting 16-bit LPC Host address field does not update. Writing
to the upper byte triggers a full 16-bit field update.
Note:
Software should that insure that no two BARs map the same LPC I/O address. If two BARs do map to the
same address, the LPC_INTERNAL_ERR and BAR_CONFLICT status bits are set when an LPC access
is targeting the address with the BAR conflict.
Offset
See Table 5-16, “I/O Base Address Registers,” on page 92
Bits
Description
Type
Default
Reset
Event
31:16 LPC Host Address
These 16 bits are used to match LPC I/O addresses
R/W
(Note 5-
11)
See
Table 5-16
Note 5-
10
15 VALID
If this bit is 1, the BAR is valid and will participate in LPC matches. If
it is 0 this BAR is ignored
R/W
See
Table 5-16
Note 5-
10
14 DEVICE (device)
This bit combined with FRAME constitute the Logical Device Num-
ber. DEVICE identifies the physical location of the logical device.
This bit should always be set to 0.
R
See
Table 5-16
Note 5-
10
13:8 FRAME
These 6 bits are used to specify a logical device frame number
within a bus. This field is multiplied by 400h to provide the frame
address within the peripheral bus address. Frame values for frames
corresponding to logical devices that are not present on the device
are invalid.
R
See
Table 5-16
Note 5-
10
7:0 MASK
These 8 bits are used to mask off address bits in the address match
between an LPC I/O address and the Host Address field of the
BARs, as described in Section 5.8.2.1, "I/O Transactions". A block of
up to 256 8-bit registers can be assigned to one base address.
R
See
Table 5-16
Note 5-
10



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com