VS6663CD datasheet(52/64 Pages) STMICROELECTRONICS

52 / 64 page

Electrical characteristics

VS6663CD

52/64

Doc ID027033 Rev 2

7.7

CCP2 interface

7.7.1

CCP2 interface - DC specification

7.7.2

CCP2 interface - timing characteristics

The parameters in Table 34 are measured across a terminated 100

Ω transmission line, in

data/strobe mode.

Table 33. CCP2 interface - DC specification

Symbol

Parameter

Minimum

Typical

Maximum

Unit

VOD

Differential voltage swing(1)

Measured over a 100

Ω load

100

150

200

VCM

Common mode voltage (self biasing)

0.8

0.9

1.0

Output Impedance

140

IDR

Drive current range

(internally set by bias circuit)

0.5

1.5

PSRR(2)

Nominal value for the interference at VCM voltage through digital supply relative to the interference at digital

supply over the 0-1 GHz operating range. PSRR = 20*log10 (VDIG interference (peak-to-peak) / VCM

interference (peak-to-peak))

0 - 100MHz

100 - 1000MHz

Table 34. CCP2 interface - timing characteristics

Symbol

Parameter

Min.

Max.

Unit

Average data frequency

640

Mbits/s

Average data period

1.56

Tjitter

(1)

TPmax-TPmin

Data period Jitter

200

tstable

Both data and clock at the stable level

780

Trise

Rise time of DATA+/DATA-

,CLK+/CLK-

300

400

Tfall

Fall time of DATA+/DATA-,

CLK+/CLK-

300

400

Tskew

(2)

Tskew =Tcmpskew + Tchcskew

Total skew between signals

225

tPWR

Power up/down time

μs

VS6663CD 数据表(PDF) 52 Page - STMicroelectronics

VS6663CD 数据表(HTML) 52 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64

数据表下载