VS6663CD datasheet(50/64 Pages) STMICROELECTRONICS

50 / 64 page

Electrical characteristics

VS6663CD

50/64

Doc ID027033 Rev 2

7.4

System clock - EXTCLK

7.5

Power down control - XSHUTDOWN

7.6

CCI interface - SDA, SCL

7.6.1

CCI interface - DC specification

Table 29. System clock - EXTCK

Symbol

Parameter

Minimum

Maximum

Unit

fEXTCLK

Clock frequency input

6.0 - 1%(1)

Nominal frequencies are 6.0 to 27 MHz with a 1% centre frequency tolerance.

27 + 1%(1)

MHz

Leakage current

4(2)

With DC coupled square wave clock.

30(3)

With DC VDIG applied.

μA

Table 30. Power down control - XSHUTDOWN

Symbol

Parameter

Minimum

Typical

Maximum

Unit

VIL

Low level input voltage

0.3 VDIG

VIH

High level input voltage

0.7 VDIG

VANA

Table 31. CCI interface - DC specification

Symbol

Parameter

Minimum

Maximum

Unit

VIL

Low level input voltage

0.3 * VDIG

VIH

High level input voltage

0.7 * VDIG

VDIG

VOL

Low level output voltage(1)

VOH not valid for CCI. 3mA drive strength

0.2 * VDIG

IIL

Low level input current

-10

µA

IIH

High level input current

µA

VS6663CD 数据表(PDF) 50 Page - STMicroelectronics

VS6663CD 数据表(HTML) 50 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64

数据表下载

链接网址

VS6663CD 数据表(PDF) 50 Page - STMicroelectronics

VS6663CD 数据表(HTML) 50 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64

数据表 下载

链接网址

数据表下载