VS6663CD datasheet(15/64 Pages) STMICROELECTRONICS

15 / 64 page

Doc ID027033 Rev 2

15/64

VS6663CD

Functional description

3.2.1

Power-up procedure

The digital and analog supply voltages can be powered up in any order, for example, VDIG

then VANA or VANA then VDIG.

On power-up the on-chip power-on reset cell ensures that the CCI register values are

initialized correctly to their default values.

The EXTCLK clock can either be initially low and then enabled during software standby

mode or EXTCLK can be a free running clock.

The power-up sequence timing constraints are shown in Table 6.

Table 6. Power-up sequence timing constraints

Symbol

Parameter

Min.

Max.

Units

VANA rising – VDIG rising

VANA and VDIG may rise in any

order. The rising separation can

vary from 0 ns to indefinite.

VDIG rising – VANA rising

VDIG / VANA rising –

XSHUTDOWN rising

XSHUTDOWN must rise later

than or coincident with the later

rising supply (VDIG or VANA)

µs

XSHUTDOWN – First I2C

transaction

2400

EXTCLK cycles

Minimum number of EXTCLK cycles

prior to the first I2C transaction

2400

EXTCLK cycles

PLL start up/lock time

Entering streaming mode – First

frame start sequence (fixed part)

-ms

Entering streaming mode – First

frame start sequence (variable part)

= Integration time

The delay is the coarse

integration time value.

VS6663CD 数据表(PDF) 15 Page - STMicroelectronics

VS6663CD 数据表(HTML) 15 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64

数据表下载