ADE7758 datasheet(11/68 Pages) AD

11 / 68 page

ADE7758

Rev. A | Page 11 of 68

Pin No.

Mnemonic

Description

VARCF

Reactive Power Calibration Frequency Logic Output. It gives reactive power or apparent power information

depending on the setting of the VACF bit of the WAVMODE register. This output is used for operational and

calibration purposes. The full-scale output frequency can be scaled by writing to the VARCFNUM and

VARCFDEN registers (see the Reactive Power Frequency Output section).

IRQ

Interrupt Request Output. This is an active low open-drain logic output. Maskable interrupts include: active

energy register at half level, apparent energy register at half level, and waveform sampling up to 26 kSPS (see

the ADE7758 Interrupts section).

CLKIN

Master Clock for ADCs and Digital Signal Processing. An external clock can be provided at this logic input.

Alternatively, a parallel resonant AT crystal can be connected across CLKIN and CLKOUT to provide a clock

source for the ADE7758. The clock frequency for specified operation is 10 MHz. Ceramic load capacitors of a

few tens of picofarad should be used with the gate oscillator circuit. Refer to the crystal manufacturer’s data

sheet for the load capacitance requirements

CLKOUT

A crystal can be connected across this pin and CLKIN as previously described to provide a clock source for the

ADE7758. The CLKOUT pin can drive one CMOS load when either an external clock is supplied at CLKIN or a

crystal is being used.

Chip Select. Part of the 4-wire serial interface. This active low logic input allows the ADE7758 to share the serial

bus with several other devices (see the ADE7758 Serial Interface section).

DIN

Data Input for the Serial Interface. Data is shifted in at this pin on the falling edge of SCLK (see the ADE7758

Serial Interface section).

SCLK

Serial Clock Input for the Synchronous Serial Interface. All serial data transfers are synchronized to this clock

(see the ADE7758 Serial Interface section). The SCLK has a Schmidt-trigger input for use with a clock source

which has a slow edge transition time, for example, opto-isolator outputs.

DOUT

Data Output for the Serial Interface. Data is shifted out at this pin on the rising edge of SCLK. This logic output

is normally in a high impedance state, unless it is driving data onto the serial data bus (see the ADE7758 Serial

Interface section).

ADE7758 数据表(PDF) 11 Page - Analog Devices

ADE7758 数据表(HTML) 11 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68

数据表下载