数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

TUSB7340 数据表(PDF) 49 Page - Texas Instruments

Click here to check the latest version.
部件名 TUSB7340
功能描述  USB 3.0 xHCI Host Controller
PDF  117 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI1 [Texas Instruments]
网页  http://www.ti.com
标志 TI1 - Texas Instruments

TUSB7340 数据表(HTML) 49 Page - Texas Instruments

Back Button TUSB7340 Datasheet HTML 45Page - Texas Instruments TUSB7340 Datasheet HTML 46Page - Texas Instruments TUSB7340 Datasheet HTML 47Page - Texas Instruments TUSB7340 Datasheet HTML 48Page - Texas Instruments TUSB7340 Datasheet HTML 49Page - Texas Instruments TUSB7340 Datasheet HTML 50Page - Texas Instruments TUSB7340 Datasheet HTML 51Page - Texas Instruments TUSB7340 Datasheet HTML 52Page - Texas Instruments TUSB7340 Datasheet HTML 53Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 49 / 117 page
background image
TUSB7320, TUSB7340
www.ti.com
SLLSE76M – MARCH 2011 – REVISED JULY 2015
7.5.1.54 GPIO Data Register
This register is used to read the state of the GPIO pins and to change the state of GPIO pins that are in output
mode. Writing to a bit that is in input mode will be ignored. The default value at power up depends on the state of
the GPIO terminals as they default to general purpose inputs. This register is reset by a PCI Express reset
(PERST#), a GRST#, or the internally-generated power-on reset.
PCI register offset: B6h
Register type: Read/Write, Read-Only
Default value: 0000h
Table 85. PCI Register B6h
Bit
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
No.
Reset
0
0
0
0
0
0
0
0
0
0
0
0
x
x
x
x
State
Table 86. GPIO Data Register Description
BIT
FIELD NAME
ACCESS
DESCRIPTION
15:4
RSVD
r
Reserved. Returns zero when read.
GPIO 3 Data. This bit is used to read the state of GPIO3 or change the
3
GPIO3_DATA(1)
rw
state of GPIO3 in output mode.
GPIO 2 Data. This bit is used to read the state of GPIO2 or change the
2
GPIO2_DATA(1)
rw
state of GPIO2 in output mode.
GPIO 1 Data. This bit is used to read the state of GPIO1 or change the
1
GPIO1_DATA(1)
rw
state of GPIO1 in output mode.
GPIO 0 Data. This bit is used to read the state of GPIO0 or change the
0
GPIO0_DATA(1)
rw
state of GPIO0 in output mode.
(1)
This bit is reset by a PCI Express reset (PERST), a GRST, or the internally generated power-on reset.
7.5.1.55 MSI-X Capability ID Register
This read-only register identifies the linked list item as the register for MSI-X Capabilities. The register returns
11h when read.
PCI register offset: C0h
Register type: Read-Only
Default value: 11h
Table 87. PCI Register C0h
Bit No.
7
6
5
4
3
2
1
0
Reset State
0
0
0
1
0
0
0
1
Copyright © 2011–2015, Texas Instruments Incorporated
Submit Documentation Feedback
49
Product Folder Links: TUSB7320 TUSB7340



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com