| 数据搜索系统,热门电子元器件搜索 |
|
TUSB7340 数据表(PDF) 7 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
TUSB7340 数据表(HTML) 7 Page - Texas Instruments |
|
7 / 117 page ![]() TUSB7320, TUSB7340 www.ti.com SLLSE76M – MARCH 2011 – REVISED JULY 2015 Clock and Reset Signals (continued) PIN I/O DESCRIPTION TUSB7320 TUSB7340 NAME NO. NO. I JTAG_TMS B30 B30 JTAG test mode select PU I JTAG_RST# B32 B32 JTAG reset. Should be pulled low for normal operation. PD I/O GPIO0 A49 A49 PU I/O GPIO1 B46 B46 PU General purpose I/O I/O GPIO2 B47 B47 PU I/O GPIO3 B48 B48 PU System management interrupt SMI B3 B3 O Note: This pin is active high and should not be pulled up/down. R1EXT A24 A24 OI High precision external resistor used for calibration. A resister value of 9.09 K Ω ±1% accuracy is connected between the terminals R1EXT and R1EXTRTN. R1EXTRTN B23 B23 OI Auxiliary power detect. This pin indicates if the TUSB73X0 is enabled for wakeup from D3cold. AUX_DET A52 A52 I Note: If this feature is implemented, AUX_DET must be pulled to VDD33 to prevent leakage. B4, A5, B5, B6, A7, B7, A8, B8, B13, A14, B25, A26, A14, B8, Pins are not connected internally. NC B26, A27, B13, A26, I/O Note: TUSB7320 pins B4 and B26 may be connected to VDDA_3P3 to support a dual-layout option B27, B28, B29, A43 with the TUSB7340. A29, B29, A30, A43, B43, B45, A46, A48 POWER SIGNALS A3, A34, A3, A34, PW VDD33 A39, A47, A39, A47, 3.3-V I/O power rail R A51 A51 B4, B11, B11, A19, A19, A21, PW VDDA_3P3 A21, A25, 3.3-V analog power rail A25, B22, R B22, A44 B26, A44 A1, B1, A4, A1, B1, A4, A6, A9, A6, A9, A12, A16, A12, A16, B17, B19, B17, B19, PW VDD11 B24, A28, B24, A28, 1.1-V core power rail R A33, A31, A33, A31, A38, B37, A38, B37, B40, B42, B40, B42, B44, A50 B44, A50 PW VSS B20, A53 B20, A53 Ground. The ground pad is labeled A53 for schematic purposes. R C1, C2, C3, C1, C2, C3, PW The corner pins, which are for mechanical stability of the package, are connected to ground internally. VSS_NC C4 C4 R These pins may be connected to VSS or left unconnected. Oscillator return. PW If using a crystal, the load capacitors should use this signal as the return path and it should not be VSS_OSC B21 B21 R connected to the PCB ground. If using an oscillator, this should be connected to PCB Ground. Copyright © 2011–2015, Texas Instruments Incorporated Submit Documentation Feedback 7 Product Folder Links: TUSB7320 TUSB7340 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |