数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

TUSB7340 数据表(PDF) 65 Page - Texas Instruments

Click here to check the latest version.
部件名 TUSB7340
功能描述  USB 3.0 xHCI Host Controller
PDF  117 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI1 [Texas Instruments]
网页  http://www.ti.com
标志 TI1 - Texas Instruments

TUSB7340 数据表(HTML) 65 Page - Texas Instruments

Back Button TUSB7340 Datasheet HTML 61Page - Texas Instruments TUSB7340 Datasheet HTML 62Page - Texas Instruments TUSB7340 Datasheet HTML 63Page - Texas Instruments TUSB7340 Datasheet HTML 64Page - Texas Instruments TUSB7340 Datasheet HTML 65Page - Texas Instruments TUSB7340 Datasheet HTML 66Page - Texas Instruments TUSB7340 Datasheet HTML 67Page - Texas Instruments TUSB7340 Datasheet HTML 68Page - Texas Instruments TUSB7340 Datasheet HTML 69Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 65 / 117 page
background image
TUSB7320, TUSB7340
www.ti.com
SLLSE76M – MARCH 2011 – REVISED JULY 2015
7.5.2.8 Correctable Error Mask Register
The Correctable Error Status Register reports the status of individual errors as they occur. Software may clear
these bits only by writing a 1 to the desired location.
PCI Express Extended Register Offset: 114h
Register type: Read-Only, Read/Write
Default value: 0000 2000h
Table 122. PCI Express Extended Register 114h
Bit
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
No.
Reset
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
State
Bit
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
No.
Reset
0
0
1
0
0
0
0
0
0
0
0
0
0
0
0
0
State
Table 123. Bit Descriptions – Correctable Error Mask Register
BIT
FIELD NAME
ACCESS
DESCRIPTION
31:14
RSVD
r
Reserved. Returns zeros when read.
Advisory Non-Fatal Error Mask.
13
ANFEM(1)
rw
0 – Error Condition is Unmasked
1 – Error Condition is Masked
Replay Timer Timeout Mask.
12
REPLAY_TMOUT_MASK(1)
rw
0 – Error Condition is Unmasked
1 – Error Condition is Masked
11:9
RSVD
r
Reserved. Returns zeros when read.
REPLAY_NUM Rollover Mask.
8
REPLAY_ROLL_MASK(1)
rw
0 – Error Condition is Unmasked
1 – Error Condition is Masked
Bad DLLP Error Mask.
7
BAD_DLLP_MASK(1)
rw
0 – Error Condition is Unmasked
1 – Error Condition is Masked
Bad TLP Error Mask.
6
BAD_TLP_MASK(1)
rw
0 – Error Condition is Unmasked
1 – Error Condition is Masked
5:1
RSVD
r
Reserved. Returns zeros when read.
Receiver Error Mask.
0
RX_ERROR_MASK(1)
rw
0 – Error Condition is Unmasked
1 – Error Condition is Masked
(1)
This bit is reset by a PCI Express reset (PERST), a GRST, or the internally generated power-on reset.
Copyright © 2011–2015, Texas Instruments Incorporated
Submit Documentation Feedback
65
Product Folder Links: TUSB7320 TUSB7340



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com