LSM330 datasheet(17/75 Pages) STMICROELECTRONICS

17 / 75 page

DocID023426 Rev 3

17/75

LSM330

Module specifications

2.4.2

I2C - inter-IC control interface

Subject to general operating conditions for Vdd and TOP.

Figure 4. I2C slave timing diagram

Note:

Measurement points are done at 0.2·Vdd_IO and 0.8·Vdd_IO, for both ports.

Table 7. I2C slave timing values

Symbol

Parameter(1)

I2C standard mode (1)

I2C fast mode (1)

Unit

Min.

Max.

Min.

Max.

f(SCL)

SCL clock frequency

100

400

kHz

tw(SCLL)

SCL clock low time

4.7

1.3

μs

tw(SCLH)

SCL clock high time

4.0

0.6

tsu(SDA)

SDA setup time

250

100

th(SDA)

SDA data hold time

0.01

3.45

0.9

μs

tr(SDA) tr(SCL) SDA and SCL rise time

1000

20 + 0.1Cb (2)

300

tf(SDA) tf(SCL) SDA and SCL fall time

300

20 + 0.1Cb (2)

300

th(ST)

START condition hold time

0.6

μs

tsu(SR)

Repeated START condition

setup time

4.7

0.6

tsu(SP)

STOP condition setup time

0.6

tw(SP:SR)

Bus free time between STOP

and START condition

4.7

1.3

1. SCL (SCL_A/G pin), SDA (SDA_A/G pin).

2. Cb = total capacitance of one bus line, in pF

LSM330 数据表(PDF) 17 Page - STMicroelectronics

LSM330 数据表(HTML) 17 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75

数据表下载