| 数据搜索系统,热门电子元器件搜索 |
|
STGAP1STR 数据表(PDF) 55 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STGAP1STR 数据表(HTML) 55 Page - STMicroelectronics |
|
55 / 67 page ![]() DocID027190 Rev 3 55/67 STGAP1S Programming manual 67 9.2.4 CFG4 register (isolated side) The CFG4 register has the structure of Table 37. The OVLO_EN bit enables the OVLO protection on the VH and VL power supply according to Table 38. The UVLOlatch bit sets if the UVLO is latched or not (refer to Section 7.4 on page 29 for details). Table 36. 2-level turn-off time value 2LTOtime [3 ... 0] 2-level turn-off time value [µs] 0000 Disabled 0001 0.75 0010 1.00 0011 1.50 0100 2.00 0101 2.50 0110 3.00 0111 3.50 1000 3.75 1001 4.00 1010 4.25 1011 4.50 1100 4.75 1101 5.00 1110 5.25 1111 5.50 Table 37. CFG4 register Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 OVLO_EN UVLOlatch VLONth VHONth Default/reset 0 0 00 00 Table 38. VH and VL supply voltages OVLO enable OVLO_EN OVLO supply voltage enable 0 Disabled 1 Enabled |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |